MX2016010443A - Dispositivo de procesamiento de datos y metodo de procesamiento de datos. - Google Patents

Dispositivo de procesamiento de datos y metodo de procesamiento de datos.

Info

Publication number
MX2016010443A
MX2016010443A MX2016010443A MX2016010443A MX2016010443A MX 2016010443 A MX2016010443 A MX 2016010443A MX 2016010443 A MX2016010443 A MX 2016010443A MX 2016010443 A MX2016010443 A MX 2016010443A MX 2016010443 A MX2016010443 A MX 2016010443A
Authority
MX
Mexico
Prior art keywords
data processing
group
code
ldpc
ldpc code
Prior art date
Application number
MX2016010443A
Other languages
English (en)
Inventor
Shinohara Yuji
Yamamoto Makiko
Ikegaya Ryoji
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of MX2016010443A publication Critical patent/MX2016010443A/es

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20—Modulator circuits; Transmitter circuits
    • H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
    • H04L27/2053—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases
    • H04L27/206—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computational Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

La presente tecnología se refiere a un dispositivo de procesamiento de datos y un método de procesamiento de datos que puede garantizar una alta calidad de la comunicación en la transmisión de datos usando códigos de LDPC. En la intercalación en forma de grupos, un código de LDPC que tiene un código de longitud N de 64800 bitios, y una tasa r de codificación de 9/15 es intercalado en una unidad de un grupo de bitios de 360 bitios. En la intercalación en forma de grupos, una secuencia de grupos de bitios del código LDPC que han sido sometidos a la intercalación en forma de grupos se devuelve a una secuencia original. La presente tecnología puede ser aplicada a, por ejemplo, un caso en el que la transmisión de datos se realiza usando los códigos de LDPC.
MX2016010443A 2014-02-19 2015-02-05 Dispositivo de procesamiento de datos y metodo de procesamiento de datos. MX2016010443A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2014030014A JP2015156532A (ja) 2014-02-19 2014-02-19 データ処理装置、及び、データ処理方法
PCT/JP2015/053183 WO2015125614A1 (ja) 2014-02-19 2015-02-05 データ処理装置、及び、データ処理方法

Publications (1)

Publication Number Publication Date
MX2016010443A true MX2016010443A (es) 2016-09-22

Family

ID=53878124

Family Applications (2)

Application Number Title Priority Date Filing Date
MX2019015119A MX392428B (es) 2014-02-19 2015-02-05 Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016010443A MX2016010443A (es) 2014-02-19 2015-02-05 Dispositivo de procesamiento de datos y metodo de procesamiento de datos.

Family Applications Before (1)

Application Number Title Priority Date Filing Date
MX2019015119A MX392428B (es) 2014-02-19 2015-02-05 Dispositivo de procesamiento de datos y metodo de procesamiento de datos.

Country Status (6)

Country Link
US (3) US20170187392A1 (es)
JP (1) JP2015156532A (es)
KR (5) KR101929407B1 (es)
CA (1) CA2939481C (es)
MX (2) MX392428B (es)
WO (1) WO2015125614A1 (es)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3442128B1 (en) * 2013-02-08 2023-08-02 Saturn Licensing LLC Ldpc codes of length 64800 suitable for dvb-s2x transmission systems
JP2015156532A (ja) * 2014-02-19 2015-08-27 ソニー株式会社 データ処理装置、及び、データ処理方法
JP2015170912A (ja) 2014-03-05 2015-09-28 ソニー株式会社 データ処理装置、及び、データ処理方法
JP2015179960A (ja) 2014-03-19 2015-10-08 ソニー株式会社 データ処理装置、及び、データ処理方法
US10938608B2 (en) * 2015-11-19 2021-03-02 Sony Corporation Apparatus and method
JP6930375B2 (ja) * 2017-10-31 2021-09-01 ソニーグループ株式会社 送信装置及び送信方法
JP6930376B2 (ja) * 2017-10-31 2021-09-01 ソニーグループ株式会社 送信装置及び送信方法
JP6930377B2 (ja) * 2017-10-31 2021-09-01 ソニーグループ株式会社 送信装置及び送信方法
JP6930374B2 (ja) * 2017-10-31 2021-09-01 ソニーグループ株式会社 送信装置及び送信方法
US10354717B1 (en) * 2018-05-10 2019-07-16 Micron Technology, Inc. Reduced shifter memory system
DE102019200256B4 (de) * 2019-01-10 2020-07-30 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verschachteler
US11032023B1 (en) * 2019-05-21 2021-06-08 Tarana Wireless, Inc. Methods for creating check codes, and systems for wireless communication using check codes
CN113708777B (zh) * 2020-05-20 2023-06-13 中国科学院上海高等研究院 基于ldpc码的编码方法、系统、介质及装置
CN113708776B (zh) * 2020-05-20 2023-06-09 中国科学院上海高等研究院 基于ldpc码的编码方法、系统、介质及装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7334181B2 (en) 2003-09-04 2008-02-19 The Directv Group, Inc. Method and system for providing short block length low density parity check (LDPC) codes
KR101042747B1 (ko) 2005-06-21 2011-06-20 삼성전자주식회사 구조적 저밀도 패리티 검사 부호를 사용하는 통신시스템에서 데이터 송수신 장치 및 방법
PL2509270T3 (pl) * 2007-11-26 2017-09-29 Sony Corporation Urządzenie do dekodowania i sposób dla kodu LDPC 64K o współczynniku 2/3
EP2134051A1 (en) * 2008-06-13 2009-12-16 THOMSON Licensing An adaptive QAM transmission scheme for improving performance on an AWGN channel
JP5664919B2 (ja) 2011-06-15 2015-02-04 ソニー株式会社 データ処理装置、及び、データ処理方法
KR20150005853A (ko) * 2013-07-05 2015-01-15 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
WO2015041482A1 (en) * 2013-09-18 2015-03-26 Samsung Electronics Co., Ltd. Transmitting apparatus and puncturing method thereof
US10396822B2 (en) * 2013-09-26 2019-08-27 Samsung Electronics Co., Ltd. Transmitting apparatus and signal processing method thereof
CA2924773A1 (en) * 2013-09-26 2015-04-02 Sony Corporation Data processing device and data processing method
US10355714B2 (en) * 2013-10-04 2019-07-16 Samsung Electronics Co., Ltd. Transmitting apparatus and signal processing method thereof
JP2015156534A (ja) * 2014-02-19 2015-08-27 ソニー株式会社 データ処理装置、及び、データ処理方法
JP2015156532A (ja) * 2014-02-19 2015-08-27 ソニー株式会社 データ処理装置、及び、データ処理方法
JP2015170912A (ja) * 2014-03-05 2015-09-28 ソニー株式会社 データ処理装置、及び、データ処理方法

Also Published As

Publication number Publication date
US20170187392A1 (en) 2017-06-29
KR102023155B1 (ko) 2019-09-20
KR102189466B1 (ko) 2020-12-11
WO2015125614A1 (ja) 2015-08-27
KR20200140397A (ko) 2020-12-15
US10979080B2 (en) 2021-04-13
KR20190108194A (ko) 2019-09-23
KR101929407B1 (ko) 2018-12-14
KR20180133951A (ko) 2018-12-17
KR102361969B1 (ko) 2022-02-14
KR20160121514A (ko) 2016-10-19
MX2019015119A (es) 2020-02-12
JP2015156532A (ja) 2015-08-27
KR20170075815A (ko) 2017-07-03
US20190372601A1 (en) 2019-12-05
US20180302107A1 (en) 2018-10-18
CA2939481C (en) 2021-09-14
KR101752343B1 (ko) 2017-06-29
CA2939481A1 (en) 2015-08-27
MX392428B (es) 2025-03-24
US10425112B2 (en) 2019-09-24

Similar Documents

Publication Publication Date Title
MX2015014230A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016010440A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016010443A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016003557A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016000458A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX364811B (es) Dispositivo y método para procesar datos.
MX2016003548A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016000540A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016014888A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016003553A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016003552A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MY191686A (en) Data processing apparatus and data processing method
MX2016003551A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016007334A (es) Codificacion y decodificacion de datos.
MX2020000292A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016000453A (es) Dispositivo de procesamiento de datos y metodos de procesamiento de datos.
MX376800B (es) Dispositivo de procesamiento de datos y método de procesamiento de datos.
MX2016003576A (es) Dispositivo de proceso de datos y metodo de proceso de datos.
PH12019501754A1 (en) Transmission method and reception device
MX2016000447A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2019015452A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2015009939A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
PH12019501759A1 (en) Transmission method and reception device
PH12020500590A1 (en) Transmission method and reception device
PH12019501760A1 (en) Transmission method recepton device

Legal Events

Date Code Title Description
FG Grant or registration