MX168306B - Unidad descriptora de segmento - Google Patents

Unidad descriptora de segmento

Info

Publication number
MX168306B
MX168306B MX009885A MX988587A MX168306B MX 168306 B MX168306 B MX 168306B MX 009885 A MX009885 A MX 009885A MX 988587 A MX988587 A MX 988587A MX 168306 B MX168306 B MX 168306B
Authority
MX
Mexico
Prior art keywords
locations
group
storage locations
ram
cam
Prior art date
Application number
MX009885A
Other languages
English (en)
Inventor
Eugene Nusinov
Thomas F Joyce
Original Assignee
Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull filed Critical Honeywell Bull
Publication of MX168306B publication Critical patent/MX168306B/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)

Abstract

La presente invención se refiere a una unidad descriptora de segmento para ejecutar operaciones de traducción con base en cada palabra recibida por dicha unidad, comprendiendo dicha unidad; una memoria de acceso aleatorio (RAM) que tiene una pluralidad de ubicaciones de almacenamiento, teniendo cada ubicación una pluralidad de ubicaciones de bit; un primer grupo de ubicaciones de bit de cada uno de un primer número de dicha pluralidad de ubicaciones de almacenamiento almacena información asociada a un primer tipo de operación de traducción y un segundo grupo de ubicaciones de bit de cada una de dicho primer número de dichas ubicaciones de almacenamiento almacena información asociada a un segundo tipo de operación de traducción; una memoria direccionable de contenido (CAM) que tiene una pluralidad de ubicaciones de almacenamiento para almacenar información asociada al número correspondiente de palabras descriptoras de segmentos que van a traducirse y una pluralidad de salidas para generar señales de acierto que indican los resultados de la comparación de cada una de dichas palabras que van a traducirse con la información almacenada en dicha pluralidad de ubicaciones de almacenamiento, estando dichas salidas acopladas a dicha RAM; y elementos de control microprogramados, acoplados a dicha RAM y a dicha CAM, generando dichos elementos de control un primero y un segundo grupo de señales para tener acceso al contenido de información de dicho primero y segundo grupo de ubicaciones de bits, respectivamente, de una de dicho número de ubicaciones de almacenamiento designadas por dichas señales de acierto de CAM para transferir a n primero y un segundo dispositivo, respectivamente, para ejecutar operaciones para llevar a cabo dicho primero y segundo tipo de operaciones de traducción.
MX009885A 1986-12-23 1987-12-22 Unidad descriptora de segmento MX168306B (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US94731586A 1986-12-23 1986-12-23

Publications (1)

Publication Number Publication Date
MX168306B true MX168306B (es) 1993-05-17

Family

ID=25485945

Family Applications (1)

Application Number Title Priority Date Filing Date
MX009885A MX168306B (es) 1986-12-23 1987-12-22 Unidad descriptora de segmento

Country Status (11)

Country Link
EP (1) EP0272670A3 (es)
JP (1) JPH07120316B2 (es)
KR (1) KR930009667B1 (es)
CN (1) CN1009771B (es)
AU (1) AU603167B2 (es)
CA (1) CA1286422C (es)
DK (1) DK685987A (es)
FI (1) FI93586C (es)
MX (1) MX168306B (es)
NO (1) NO173116C (es)
YU (1) YU236587A (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4819165A (en) * 1987-03-27 1989-04-04 Tandem Computers Incorporated System for performing group relative addressing
US5895489A (en) * 1991-10-16 1999-04-20 Intel Corporation Memory management system including an inclusion bit for maintaining cache coherency
GB2260629B (en) * 1991-10-16 1995-07-26 Intel Corp A segment descriptor cache for a microprocessor
US5479628A (en) * 1993-10-12 1995-12-26 Wang Laboratories, Inc. Virtual address translation hardware assist circuit and method
US5530824A (en) * 1994-04-04 1996-06-25 Motorola, Inc. Address translation circuit
US6754784B1 (en) * 2000-02-01 2004-06-22 Cirrus Logic, Inc. Methods and circuits for securing encached information

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4520441A (en) * 1980-12-15 1985-05-28 Hitachi, Ltd. Data processing system
US4538241A (en) * 1983-07-14 1985-08-27 Burroughs Corporation Address translation buffer

Also Published As

Publication number Publication date
KR880008160A (ko) 1988-08-30
NO875391L (no) 1988-06-24
DK685987A (da) 1988-06-24
FI93586B (fi) 1995-01-13
DK685987D0 (da) 1987-12-23
AU8260987A (en) 1988-06-23
JPS63213046A (ja) 1988-09-05
CN87108389A (zh) 1988-07-06
NO875391D0 (no) 1987-12-22
FI875615A0 (fi) 1987-12-21
KR930009667B1 (ko) 1993-10-08
NO173116B (no) 1993-07-19
YU236587A (en) 1990-12-31
CA1286422C (en) 1991-07-16
FI93586C (fi) 1995-04-25
NO173116C (no) 1993-10-27
EP0272670A2 (en) 1988-06-29
FI875615A (fi) 1988-06-24
JPH07120316B2 (ja) 1995-12-20
AU603167B2 (en) 1990-11-08
CN1009771B (zh) 1990-09-26
EP0272670A3 (en) 1990-05-16

Similar Documents

Publication Publication Date Title
KR850004688A (ko) 연상(蓮想) 메모리 장치
DE69427625T2 (de) Adressübersetzungsmechanismus für Rechnersystem mit virtuellen Speicher, der eine Vielzahl von Seitengrössen unterstützt
NO174907B (no) Oversetter for oversettelse av et inngangsord bestående av N biter til et utgangsord
ES2093639T3 (es) Procedimiento de explotacion de la memoria en un sistema informatico del tipo de direccionamiento virtual y dispositivo para la realizacion de dicho procedimiento.
KR970071283A (ko) 캐쉬 메모리 및 그 동작 방법
ATE186133T1 (de) Sequentieller speicherzugriff
KR940006023A (ko) 내용주소화기억장치 및 그 일치워드(incidence word)의 불능화방법
KR950015105A (ko) 데이타 패킷이 네트원크내의 컴퓨터로 번지 지정되는지를 결정하는 방법 및 장치
MX168306B (es) Unidad descriptora de segmento
EP0220535A3 (en) Random access memory system
KR890007170A (ko) 버퍼메모리 제어장치
BR8505210A (pt) Sistema microprogramavel de arquitetura da palavra da memoria de controle distribuida
KR910012955A (ko) 데이타 처리 시스템
DE3766845D1 (de) Datenverarbeitungsanordnung, ein mit einer koinzidenzschaltung ausgestattetes speichergeraet beinhaltend, das in einen fehlererkennungsmodus und einen koinzidenzmodus umgeschaltet werden kann und verfahren hierfuer.
KR850700079A (ko) 내부 어드레스 맵퍼를 가진 마이크로 컴퓨터
GB1533326A (en) Storage arrangements
US3900836A (en) Interleaved memory control signal handling apparatus using pipelining techniques
KR900013390A (ko) 마이크로 프로세서
JPS56134397A (en) Memory function check system for extended ram of electronic equipment
KR960018940A (ko) 브리지 및 컴퓨터 시스템
JPS5617489A (en) Character display processing system
GB1046357A (en) Word "selecting system" for data storage arrangement
GB1513586A (en) Data processing
ES358385A1 (es) Dispositivo encaminador.
KR910006984A (ko) 화상메모리