MX168285B - Sistema de procesamiento de datos teniendo un comando de colector generado por un subsistema por otro subsistema - Google Patents

Sistema de procesamiento de datos teniendo un comando de colector generado por un subsistema por otro subsistema

Info

Publication number
MX168285B
MX168285B MX009837A MX983787A MX168285B MX 168285 B MX168285 B MX 168285B MX 009837 A MX009837 A MX 009837A MX 983787 A MX983787 A MX 983787A MX 168285 B MX168285 B MX 168285B
Authority
MX
Mexico
Prior art keywords
busbar
subsystem
memory
data processing
processing system
Prior art date
Application number
MX009837A
Other languages
English (en)
Inventor
George J Barlow
Chester M Nibby Jr
James W Keeley
Arthur Peters
Richard C Zelley
Elmer W Carroll
Original Assignee
Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull filed Critical Honeywell Bull
Publication of MX168285B publication Critical patent/MX168285B/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Hardware Redundancy (AREA)
  • Communication Control (AREA)
  • Remote Monitoring And Control Of Power-Distribution Networks (AREA)

Abstract

La presente invención se refiere a un sistema de procesamiento de datos que comprende: una barra colectora del sistema; dispositivos de administración acoplados a dicha barra colectora del sistema para generar sobre dicha barra colectora del sistema de comando de referencia de memoria incluyendo a una señal de control primera y segunda, un número de canal y una dirección de memoria; dispositivos de memoria acoplados a dicha barra colectora del sistema y que responden a dichas señales de control primera y segunda para leer el contenido de una ubicación de memoria especificada por dicha dirección de memoria y generando sobre la barra colectora del sistema un comando de ciclo de barra colectora de segunda mitad que incluye al número de canal y el contenido de la ubicación de memoria; un dispostivo de subsistema central acoplado a la barra colectora del sistema y que responde al número de canal para recibir al comando de ciclo de barra colectora de segunda mitad y que almacena el contenido de la ubicación de memoria.
MX009837A 1986-12-18 1987-12-18 Sistema de procesamiento de datos teniendo un comando de colector generado por un subsistema por otro subsistema MX168285B (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US94405286A 1986-12-18 1986-12-18

Publications (1)

Publication Number Publication Date
MX168285B true MX168285B (es) 1993-05-14

Family

ID=25480708

Family Applications (1)

Application Number Title Priority Date Filing Date
MX009837A MX168285B (es) 1986-12-18 1987-12-18 Sistema de procesamiento de datos teniendo un comando de colector generado por un subsistema por otro subsistema

Country Status (13)

Country Link
US (1) US5379378A (es)
EP (1) EP0272547B1 (es)
JP (1) JPH0823858B2 (es)
KR (1) KR930004946B1 (es)
CN (1) CN1009318B (es)
AU (1) AU601784B2 (es)
CA (1) CA1292325C (es)
DE (1) DE3789008T2 (es)
DK (1) DK670187A (es)
FI (1) FI94468C (es)
MX (1) MX168285B (es)
NO (1) NO175122C (es)
YU (1) YU231187A (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0778777B2 (ja) * 1991-02-19 1995-08-23 インターナショナル・ビジネス・マシーンズ・コーポレイション ディジタルコンピュータとメモリの通信方法および通信システム
US5179637A (en) * 1991-12-02 1993-01-12 Eastman Kodak Company Method and apparatus for distributing print jobs among a network of image processors and print engines
US5953538A (en) * 1996-11-12 1999-09-14 Digital Equipment Corporation Method and apparatus providing DMA transfers between devices coupled to different host bus bridges
US7139922B2 (en) * 2001-07-30 2006-11-21 Intel Corporation Powering down a computer in response to a thermal event
US7058854B2 (en) * 2002-08-27 2006-06-06 Lsi Logic Corporation Automode select
WO2013012435A1 (en) * 2011-07-18 2013-01-24 Hewlett-Packard Development Company, L.P. Security parameter zeroization
KR101639946B1 (ko) * 2015-04-13 2016-07-14 엘에스산전 주식회사 듀얼 포트 메모리 시스템의 접근 제어 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3993981A (en) * 1975-06-30 1976-11-23 Honeywell Information Systems, Inc. Apparatus for processing data transfer requests in a data processing system
US4030075A (en) * 1975-06-30 1977-06-14 Honeywell Information Systems, Inc. Data processing system having distributed priority network
US4093981A (en) * 1976-01-28 1978-06-06 Burroughs Corporation Data communications preprocessor
US4181974A (en) * 1978-01-05 1980-01-01 Honeywell Information Systems, Inc. System providing multiple outstanding information requests
JPS55134459A (en) * 1979-04-06 1980-10-20 Hitachi Ltd Data processing system
US4365294A (en) * 1980-04-10 1982-12-21 Nizdorf Computer Corporation Modular terminal system using a common bus
US4371928A (en) * 1980-04-15 1983-02-01 Honeywell Information Systems Inc. Interface for controlling information transfers between main data processing systems units and a central subsystem
US4418382A (en) * 1980-05-06 1983-11-29 Allied Corporation Information exchange processor
US4426679A (en) * 1980-09-29 1984-01-17 Honeywell Information Systems Inc. Communication multiplexer using a random access memory for storing an acknowledge response to an input/output command from a central processor
US4639860A (en) * 1982-05-12 1987-01-27 Honeywell Information Systems Inc. Wrap-around logic for interprocessor communications
JPS60146350A (ja) * 1984-01-11 1985-08-02 Hitachi Ltd 通信制御装置
US4635189A (en) * 1984-03-01 1987-01-06 Measurex Corporation Real-time distributed data-base management system
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication

Also Published As

Publication number Publication date
AU601784B2 (en) 1990-09-20
EP0272547A2 (en) 1988-06-29
EP0272547A3 (en) 1989-11-23
JPS63220348A (ja) 1988-09-13
EP0272547B1 (en) 1994-02-02
JPH0823858B2 (ja) 1996-03-06
NO175122B (no) 1994-05-24
NO175122C (no) 1994-08-31
CN87108351A (zh) 1988-12-21
CA1292325C (en) 1991-11-19
CN1009318B (zh) 1990-08-22
FI875514L (fi) 1988-06-19
FI875514A0 (fi) 1987-12-16
NO875229D0 (no) 1987-12-15
FI94468C (fi) 1995-09-11
DK670187A (da) 1988-08-26
YU231187A (en) 1990-12-31
KR930004946B1 (ko) 1993-06-10
DE3789008T2 (de) 1994-09-15
NO875229L (no) 1988-06-20
US5379378A (en) 1995-01-03
DK670187D0 (da) 1987-12-18
AU8214487A (en) 1988-06-23
DE3789008D1 (de) 1994-03-17
FI94468B (fi) 1995-05-31
KR880008172A (ko) 1988-08-30

Similar Documents

Publication Publication Date Title
KR890008691A (ko) 데이타 프로세서 디바이스
ES2187535T3 (es) Sistema de transferencia asincrona de datos y de control de trafico de origen.
JPS5494241A (en) Data processing system having high speed buffer memory system having word preefetching function
GB1397692A (en) Machine memory systems
ES8606690A1 (es) Un aparato de control de acceso a memoria,de aplicaciones electronicas
KR840005958A (ko) 디지탈 전송시스템의 정열기
MX168285B (es) Sistema de procesamiento de datos teniendo un comando de colector generado por un subsistema por otro subsistema
SE8003224L (sv) Signaleringssystem
ES482579A1 (es) Dispositivo de conversion de direccion virtual de direccion real.
WO2001016741A3 (en) Semaphore control of shared-memory
ES8405178A1 (es) Sistema de procesado de datos.
JPS6476318A (en) Semiconductor memory
DK123955B (da) Bufferhukommelsesapparat til at bevirke en forsinket adressering i et datamaskinestyret telekommunikationsanlæg.
JPS53102719A (en) Auxiliary track switching system for magnetic disc
FI832729A0 (fi) Kopplingsanordning foer att adressera ett skivminne i en anlaeggning som behandlar datasignaler, speciellt i en telex- och datafoermedlingsanlaeggning
GB1137784A (en) Data processing system with improved memory
KR970029096A (ko) 선입선출메모리를 이용한 램데이타 전송장치 및 그 방법
JPS5443630A (en) Memory access control system
JPS55108027A (en) Processor system
ES2038928R (es)
JPS53108248A (en) Confirmation system for memory writing information
JPS52132733A (en) Data read and write system
SE380645B (sv) Anordning for att motta och senda en binerkodad information bestaende av en adress, ett kommando och en ur dessa bada bildad forsta kontrollsignal.
ES2002315A6 (es) Dispositivo de conexiones para transmitir senales de datos entre equipos de control enlazados entre si a traves de un sistema de lineas en anillo
JPS548428A (en) Address buffer circuit