ES2038928R - - Google Patents

Info

Publication number
ES2038928R
ES2038928R ES9200412A ES9200412A ES2038928R ES 2038928 R ES2038928 R ES 2038928R ES 9200412 A ES9200412 A ES 9200412A ES 9200412 A ES9200412 A ES 9200412A ES 2038928 R ES2038928 R ES 2038928R
Authority
ES
Spain
Prior art keywords
access
accessed
address line
access request
general address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES9200412A
Other languages
English (en)
Other versions
ES2038928A2 (es
ES2038928B1 (es
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of ES2038928A2 publication Critical patent/ES2038928A2/es
Publication of ES2038928R publication Critical patent/ES2038928R/es
Application granted granted Critical
Publication of ES2038928B1 publication Critical patent/ES2038928B1/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Storage Device Security (AREA)

Abstract

SISTEMA DE TRATAMIENTO DE ACCESO EN PROCESADOR DE INFORMACION, INCLUYENDO EL PROCESADOR: UN DISPOSITIVO DE ACCESO (10, 11) PARA GENERAR UNA SEÑAL DE PETICION DE ACCESO; UN DISPOSITIVO ACCEDIDO (13) PROVISTO DE MEDIOS DE MEMORIA (30) QUE SON ACCEDIDOS POR EL DISPOSITIVO DE ACCESO (10, 11); Y UNA LINEA GENERAL DE DIRECCION (14) QUE TIENE EL DISPOSITIVO DE ACCESO Y EL DISPOSITIVO ACCEDIDO CONECTADOS CON EL PROCESADOR DE INFORMACION AL MENOS POR LA LINEA GENERAL DE DIRECCION (14). EL SISTEMA DE TRATAMIENTO DE ACCESO ES TRATADO DE TAL MANERA QUE, SI SE PRODUCE UNA PETICION DE ACCESO, CUANDO LA SEÑAL DE PETICION DE ACCESO NO REQUIERE TODOS LOS BITS DE LA LINEA GENERAL DE DIRECCION (14), SE CARGA UN BIT NO UTILIZADO EN LA LINEA GENERAL DE DIRECCION (14) CON DATOS DE ESCRITURA PARA ENTREGARLOS AL DISPOSITIVO ACCEDIDO.
ES09200412A 1991-02-26 1992-02-25 Sistema de tratamiento de acceso en procesador de informacion. Expired - Fee Related ES2038928B1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3030503A JPH04270440A (ja) 1991-02-26 1991-02-26 アクセス方式

Publications (3)

Publication Number Publication Date
ES2038928A2 ES2038928A2 (es) 1993-08-01
ES2038928R true ES2038928R (es) 1996-02-01
ES2038928B1 ES2038928B1 (es) 1997-04-01

Family

ID=12305623

Family Applications (1)

Application Number Title Priority Date Filing Date
ES09200412A Expired - Fee Related ES2038928B1 (es) 1991-02-26 1992-02-25 Sistema de tratamiento de acceso en procesador de informacion.

Country Status (3)

Country Link
US (1) US5327539A (es)
JP (1) JPH04270440A (es)
ES (1) ES2038928B1 (es)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2273180A (en) * 1992-12-02 1994-06-08 Ibm Database backup and recovery.
FR2717921B1 (fr) * 1994-03-24 1996-06-21 Texas Instruments France Dispositif de gestion de conflit d'accès entre un CPU et des mémoires.
JPH096720A (ja) * 1995-06-15 1997-01-10 Canon Inc 情報伝送方法および情報伝送システム
US6801868B1 (en) * 2002-10-15 2004-10-05 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Real time calibration method for signal conditioning amplifiers

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1179069A (en) * 1981-04-10 1984-12-04 Yasushi Fukunaga Data transmission apparatus for a multiprocessor system
JPS618785A (ja) * 1984-06-21 1986-01-16 Fujitsu Ltd 記憶装置アクセス制御方式
US4797815A (en) * 1985-11-22 1989-01-10 Paradyne Corporation Interleaved synchronous bus access protocol for a shared memory multi-processor system
US4827406A (en) * 1987-04-01 1989-05-02 International Business Machines Corporation Memory allocation for multiple processors
US5056015A (en) * 1988-03-23 1991-10-08 Du Pont Pixel Systems Limited Architectures for serial or parallel loading of writable control store
US5261073A (en) * 1989-05-05 1993-11-09 Wang Laboratories, Inc. Method and apparatus for providing memory system status signals
CA2028085A1 (en) * 1989-11-03 1991-05-04 Dale J. Mayer Paged memory controller

Also Published As

Publication number Publication date
ES2038928A2 (es) 1993-08-01
ES2038928B1 (es) 1997-04-01
US5327539A (en) 1994-07-05
JPH04270440A (ja) 1992-09-25

Similar Documents

Publication Publication Date Title
NO870415D0 (no) Datamaskinsystem.
DE69725790D1 (de) Speicherkarte, Speicherzugriffsverfahren und Speicherzugriffsanordnung
KR840005234A (ko) 어드레스 변환 제어방식
EP0251056A3 (en) Cache tag lookaside
KR890007285A (ko) Fifo버퍼 제어기
KR880003328A (ko) 반도체 메모리장치
KR880013704A (ko) 프린터 장치
EP0285346A3 (en) Cache memory device
KR910008730A (ko) 반도체 기억장치
KR890005739A (ko) 선택된 지연 버스트를 구비한 버스 마스터
ES2038928B1 (es) Sistema de tratamiento de acceso en procesador de informacion.
SE7709676L (sv) Processoranordning
KR930002943A (ko) 마이크로프로세서 및 그것을 갖는 기억관리시스템
KR920020323A (ko) 중앙연산처리장치
TW283228B (en) The display control device
KR910006984A (ko) 화상메모리
KR920008751A (ko) 다중 페이지 디램에 대한 페이지의 예보를 위한 장치 및 방법
KR920006849A (ko) 확장메모리의 주소지정시스템
KR900002311A (ko) 캐시메모리 및 그 캐시메모리가 채용된 억세스제어장치
KR960705275A (ko) 컴퓨터 데이타 저장 시스템 및 저장 방법(File Encryption Scheme)
BR9807163A (pt) Processo de comunicação de dados, conjunto de equipamentos eletrônicos, e, meio de fornecimento de programa
KR970029848A (ko) 반도체 메모리 장치의 메모리 영역 활용방법
JPS5564693A (en) Buffer memory unit
KR910012951A (ko) 다중처리기 시스템에서의 데이터 전송 방법
KR970049577A (ko) 성능 저하를 방지하기 위한 개선된 통합 메모리 아키택쳐 시스템

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20040916