MD3984F1 - Memorie operativa cu autotestare compacta - Google Patents

Memorie operativa cu autotestare compacta

Info

Publication number
MD3984F1
MD3984F1 MDA20080195A MD20080195A MD3984F1 MD 3984 F1 MD3984 F1 MD 3984F1 MD A20080195 A MDA20080195 A MD A20080195A MD 20080195 A MD20080195 A MD 20080195A MD 3984 F1 MD3984 F1 MD 3984F1
Authority
MD
Moldova
Prior art keywords
testing
group
line memory
input
compact self
Prior art date
Application number
MDA20080195A
Other languages
English (en)
Other versions
MD3984G2 (ro
Inventor
Ghenadie Bodean
Original Assignee
Ghenadie Bodean
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ghenadie Bodean filed Critical Ghenadie Bodean
Priority to MDA20080195A priority Critical patent/MD3984G2/ro
Publication of MD3984F1 publication Critical patent/MD3984F1/ro
Publication of MD3984G2 publication Critical patent/MD3984G2/ro

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

Inventia se refera la tehnica de calcul si microelectronica si poate fi aplicata la producerea si exploatarea microcircuitelor cu mijloace compacte incorporate de testare si diagnosticare. Dispozitivul contine un registru de sincronizare (1), un contor (2), memorie operativa (3), un grup de bistabili (4.1 si 4.2), un sumator XOR (5), o intrare de resetare (6), o intrare de sincronizare (7), o iesire de indicare (8), un grup de multiplexoare (9.1 si 9.2), o poarta logica OR (10), un grup de porti logice XOR (11.1 si 11.2), un multiplexor suplimentar (12), o intrare de selectare (13) si o pereche de intrari de negatie (14).
MDA20080195A 2008-07-14 2008-07-14 Memorie operativă cu autotestare compactă MD3984G2 (ro)

Priority Applications (1)

Application Number Priority Date Filing Date Title
MDA20080195A MD3984G2 (ro) 2008-07-14 2008-07-14 Memorie operativă cu autotestare compactă

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MDA20080195A MD3984G2 (ro) 2008-07-14 2008-07-14 Memorie operativă cu autotestare compactă

Publications (2)

Publication Number Publication Date
MD3984F1 true MD3984F1 (ro) 2009-11-30
MD3984G2 MD3984G2 (ro) 2010-06-30

Family

ID=43568832

Family Applications (1)

Application Number Title Priority Date Filing Date
MDA20080195A MD3984G2 (ro) 2008-07-14 2008-07-14 Memorie operativă cu autotestare compactă

Country Status (1)

Country Link
MD (1) MD3984G2 (ro)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RO102023A2 (ro) * 1988-05-30 1991-11-25 Institutul De Cercetare Stiintifica Si Inginerie Tehnologica Pentru Electrotehnica, Bucuresti, Ro Metoda si circuit electronic pentru controlul memoriilor semiconductoare, dinamice
SU1695394A1 (ru) * 1988-12-27 1991-11-30 Предприятие П/Я Р-6082 Запоминающее устройство с тестовым самоконтролем
MD1240G2 (ro) * 1998-07-22 1999-10-31 Генадие БОДЯН Metodă de testare a dispozitivului de memorie operativă
MD2088G2 (ro) * 2001-04-20 2003-08-31 Генадие БОДЯН Dispozitiv de diagnosticare pseudoinelară a memoriei operative
MD2292G2 (ro) * 2002-12-31 2004-05-31 Генадие БОДЯН Memorie operativă biport cu autotestare
MD3870G2 (ro) * 2007-03-06 2009-10-31 Генадие БОДЯН Memorie operativă cu autotestare şi analiză de semnături

Also Published As

Publication number Publication date
MD3984G2 (ro) 2010-06-30

Similar Documents

Publication Publication Date Title
WO2011023469A3 (de) Feldgerät zur bestimmung oder überwachung einer physikalischen oder chemischen variablen
AR063914A1 (es) Un dispositivo y un metodo de navegacion para establecer y usar perfiles
Kumar et al. Design of parity generator and checker circuit using electro-optic effect of Mach–Zehnder interferometers
WO2010148054A3 (en) Processing with compact arithmetic processing element
DE602009000943D1 (de) Verzögerungsunempfindlicher asynchroner Schaltkreis mit Verzögerungseinschaltschaltkreis
JP2015514211A5 (ro)
Miao et al. A design for high speed leading-zero counter
MD3984F1 (ro) Memorie operativa cu autotestare compacta
WO2009011033A1 (ja) 試験装置、回路装置およびプログラム
MD3870F1 (ro) Memorie operativa cu autotestare si analiza de semnaturi
WO2007100406A3 (en) Reduced pin count scan chain implementation
TW200729730A (en) Impulse noise remover and related method
Irvine Table of Laplace Transforms
WO2009069229A1 (ja) Sonet/sdh伝送装置
US20130193986A1 (en) Delay line scheme with no exit tree
RU2007106125A (ru) Устройство для определения оптимальной программы технического обслуживания системы
Belchior et al. The law of curvilinear disparities revisited: the case of the Portuguese political parties
WO2009019743A1 (ja) リングオシレータ、遅延測定装置及び遅延測定方法並びに遅延測定プログラム
MD2292G2 (ro) Memorie operativă biport cu autotestare
WO2007037935A3 (en) Hardware acceleration system for logic simulation using shift register as local cache
UA43806U (ru) Цифровой измеритель емкости
MY177019A (en) Method of testing a circuit for faults appearing at high speed
JP2011113984A (ja) 半導体集積回路及びその遅延測定方法
UA82225U (ru) Устройство для определения экстремумов функций
RU2004126051A (ru) Схема для измерения разности группового времени запаздывания (варианты)

Legal Events

Date Code Title Description
FG4A Patent for invention issued
KA4A Patent for invention lapsed due to non-payment of fees (with right of restoration)
MM4A Patent for invention definitely lapsed due to non-payment of fees