MD3870G2 - Memorie operativă cu autotestare şi analiză de semnături - Google Patents

Memorie operativă cu autotestare şi analiză de semnături

Info

Publication number
MD3870G2
MD3870G2 MDA20070057A MD20070057A MD3870G2 MD 3870 G2 MD3870 G2 MD 3870G2 MD A20070057 A MDA20070057 A MD A20070057A MD 20070057 A MD20070057 A MD 20070057A MD 3870 G2 MD3870 G2 MD 3870G2
Authority
MD
Moldova
Prior art keywords
line storage
testing
analysis
signature
signature self
Prior art date
Application number
MDA20070057A
Other languages
English (en)
Russian (ru)
Other versions
MD3870F1 (ro
Inventor
Генадие БОДЯН
Original Assignee
Генадие БОДЯН
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Генадие БОДЯН filed Critical Генадие БОДЯН
Priority to MDA20070057A priority Critical patent/MD3870G2/ro
Publication of MD3870F1 publication Critical patent/MD3870F1/ro
Publication of MD3870G2 publication Critical patent/MD3870G2/ro

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

Invenţia se referă la domeniul tehnicii de calcul şi microelectronică, şi poate fi aplicată la producerea şi exploatarea circuitelor supraintegrate cu mijloace incorporate de testare şi diagnosticare.Dispozitivul conţine un registru de sincronizare (1), un contor (2), memorie operativă (3), un grup de bistabili (4.1, 4.2), o poartă logică XOR (5), o intrare de resetare (6), o intrare de sincronizare (7), un bistabil de reţinere (8), cinci porţi logice SAU (9, 10, 11, 12 şi 13), un multiplexor (14), un analizor de semnături (15).
MDA20070057A 2007-03-06 2007-03-06 Memorie operativă cu autotestare şi analiză de semnături MD3870G2 (ro)

Priority Applications (1)

Application Number Priority Date Filing Date Title
MDA20070057A MD3870G2 (ro) 2007-03-06 2007-03-06 Memorie operativă cu autotestare şi analiză de semnături

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MDA20070057A MD3870G2 (ro) 2007-03-06 2007-03-06 Memorie operativă cu autotestare şi analiză de semnături

Publications (2)

Publication Number Publication Date
MD3870F1 MD3870F1 (ro) 2009-03-31
MD3870G2 true MD3870G2 (ro) 2009-10-31

Family

ID=40576564

Family Applications (1)

Application Number Title Priority Date Filing Date
MDA20070057A MD3870G2 (ro) 2007-03-06 2007-03-06 Memorie operativă cu autotestare şi analiză de semnături

Country Status (1)

Country Link
MD (1) MD3870G2 (ro)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
MD3984G2 (ro) * 2008-07-14 2010-06-30 Генадие БОДЯН Memorie operativă cu autotestare compactă

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2012041C1 (ru) * 1992-06-08 1994-04-30 Игорь Анатольевич Калмыков Устройство для вычисления сумм парных произведений
MD1240G2 (ro) * 1998-07-22 1999-10-31 Генадие БОДЯН Metodă de testare a dispozitivului de memorie operativă
MD1844B2 (ro) * 1994-07-14 2002-01-31 National Westminster Bank Plc Metodă de testare a funcţionării corecte a memoriei şi metodă de testare a conţinutului memoriei.
MD1995G2 (ro) * 2000-07-25 2003-02-28 Генадие БОДЯН Memorie operativă cu autotestare
MD2088G2 (ro) * 2001-04-20 2003-08-31 Генадие БОДЯН Dispozitiv de diagnosticare pseudoinelară a memoriei operative
MD2292G2 (ro) * 2002-12-31 2004-05-31 Генадие БОДЯН Memorie operativă biport cu autotestare

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2012041C1 (ru) * 1992-06-08 1994-04-30 Игорь Анатольевич Калмыков Устройство для вычисления сумм парных произведений
MD1844B2 (ro) * 1994-07-14 2002-01-31 National Westminster Bank Plc Metodă de testare a funcţionării corecte a memoriei şi metodă de testare a conţinutului memoriei.
MD1240G2 (ro) * 1998-07-22 1999-10-31 Генадие БОДЯН Metodă de testare a dispozitivului de memorie operativă
MD1995G2 (ro) * 2000-07-25 2003-02-28 Генадие БОДЯН Memorie operativă cu autotestare
MD2088G2 (ro) * 2001-04-20 2003-08-31 Генадие БОДЯН Dispozitiv de diagnosticare pseudoinelară a memoriei operative
MD2292G2 (ro) * 2002-12-31 2004-05-31 Генадие БОДЯН Memorie operativă biport cu autotestare

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
I. Klistorin, Gh. Bodean, O. Didenco. Defectările multiple RAM şi implementarea metodei de testare pseudoinelară // Acta Academia, 1997, p. 264 *
I. Klistorin, Gh. Bodean, O. Didenco. Defectările multiple RAM şi implementarea metodei de testare pseudoinelară. Acta Academia, 1997, p. 264 *
В.Н. Ярмолик. Контроль и диагностика цифровых ЭВМ. Минск, Наука и техника, 1998 *

Also Published As

Publication number Publication date
MD3870F1 (ro) 2009-03-31

Similar Documents

Publication Publication Date Title
Cunha Fever of unknown origin: focused diagnostic approach based on clinical clues from the history, physical examination, and laboratory tests
Krishnamoorthy et al. A parametric bootstrap approach for ANOVA with unequal variances: Fixed and random models
NO20084604L (no) Diagnosemaler
Einmahl et al. Specification tests in nonparametric regression
Deutsch et al. Massive signal tracing using on-chip DRAM for in-system silicon debug
Jalali et al. The relationship between e-government and the public trust among the citizens in district 5, Tehran
TW200730829A (en) Finger tester for the testing of non-componented printed circuit boards and method of testing non-componented printed circuit boards with a finger tester
MD3870G2 (ro) Memorie operativă cu autotestare şi analiză de semnături
TW200737739A (en) Concurrent code checker and hardware efficient high-speed I/O having built-in self-test and debug features
WO2007031938A3 (en) Development of assertions for integrated circuit design simulation
MD3984G2 (ro) Memorie operativă cu autotestare compactă
Antoch et al. Tests for continuity of regression functions
Crouch et al. Fpga-based embedded tester with a p1687 command, control, and observe-system
Antoch et al. Detection of structural changes in generalized linear models
MD2292G2 (ro) Memorie operativă biport cu autotestare
Huang et al. Fault injection and soft error sensitivity characterization for fault-tolerant Godson-1 processor.
Tse Review of Orso A., Do H., Rothermel G., Harrold M., and Rosenblum D. Using Component Metadata to Regression Test Component-Based Software. Software Testing, Verification & Reliability
Do et al. The Effect of Repeated Testing on the Pattern and the Accuracy of Judgment of Learning
Zhang et al. Tests on rheological behavior of Lianyungang marine soft clay and two-yield-surface rheological model.
TW200701243A (en) Method of testing computer memory
Matsunaga Development of practical ATPG tool with flexible interface
Cui et al. Design and implementation of an automated API test tool.
Lubbe The development of a case study methodology in the information technology(IT) field: a step by step approach
Singh Silicon Calibrated Scan Based Timing Tests for Delay Defect Detection
Young The FMECA Technique: Fix It Before It Breaks

Legal Events

Date Code Title Description
FG4A Patent for invention issued
KA4A Patent for invention lapsed due to non-payment of fees (with right of restoration)
MM4A Patent for invention definitely lapsed due to non-payment of fees