KR970072885A - And a method and apparatus for monitoring interprocessor communication messages - Google Patents

And a method and apparatus for monitoring interprocessor communication messages Download PDF

Info

Publication number
KR970072885A
KR970072885A KR1019960013100A KR19960013100A KR970072885A KR 970072885 A KR970072885 A KR 970072885A KR 1019960013100 A KR1019960013100 A KR 1019960013100A KR 19960013100 A KR19960013100 A KR 19960013100A KR 970072885 A KR970072885 A KR 970072885A
Authority
KR
South Korea
Prior art keywords
interprocessor communication
communication message
interprocessor
buffer
message
Prior art date
Application number
KR1019960013100A
Other languages
Korean (ko)
Other versions
KR0182707B1 (en
Inventor
강익규
Original Assignee
유기범
대우통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 유기범, 대우통신 주식회사 filed Critical 유기범
Priority to KR1019960013100A priority Critical patent/KR0182707B1/en
Publication of KR970072885A publication Critical patent/KR970072885A/en
Application granted granted Critical
Publication of KR0182707B1 publication Critical patent/KR0182707B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Debugging And Monitoring (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

본 모니터링장치 및 방법은 중앙 프로세서간 통신유니트를 구비한 교환기에 있어서 프로세서간 통신메시지를 추적하여 모니터링하기 위한 것으로서, 본 장치는 중앙프로세서간 통신유니트내에 구비되어 있는 소정 노드간의 상기 프로세서간 통신메시지를 전송하기 위한 데이터버스; 운용자 터미널; 데이터버스를 통해 전송되는 프로세서간 통신메시지를 소정의 필터링조건에 의하여 필터링하기 위한 프레임데이타 필터; 프레임데이터 필터로부터 출력되는 데이터를 저장하는 수신용 버퍼; 수신용 버퍼에 대한 쓰기 및 읽기(또는 독출) 처리를 제어하기 위한 버퍼제어부; 수신용 버퍼로부터 독출된 프로세서간 통신메시지를 저장하기 위한 메모리; 원하는 프로세서간 통신메시지에 대한 모니터링이 이루어지도록 전반적인 제어를 하는 CPU를 포함하도록 구성된다.This monitoring apparatus and method are for monitoring and monitoring interprocessor communication messages in an exchange having a central processor-to-processor communication unit. The apparatus monitors the interprocessor communication message between predetermined nodes provided in a central processor- A data bus for transmission; Operator terminal; A frame data filter for filtering an interprocessor communication message transmitted through a data bus by a predetermined filtering condition; A receiving buffer for storing data output from the frame data filter; A buffer control unit for controlling writing and reading (or reading) processing to the receiving buffer; A memory for storing interprocessor communication messages read from the receiving buffer; And a CPU for performing overall control so that monitoring of a desired interprocessor communication message is performed.

Description

교환기에 있어서, 프로세서간통신 메세지에 대한 모니터장치 및 방법And a method and apparatus for monitoring interprocessor communication messages

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

Claims (4)

중앙 프로세서간 통신유니트(CIPCU, 100)를 통해 구비되어 있는 프로세서간 통신을 수행하는 교환기에서 프로세서간 통신(IPC)메시지를 모니터링하기 위한 장치에 있어서, 상기 중앙프로세서간 통신유니트(100)내에 구비되어 있는 소정 노드간의 상기 프로세서간 통신메시지를 전송하기 위한 데이터버스(301); 운용자로부터 인가되는 명령을 인가하고, 운용자가 모니터링을 원하는 프로세서간 통신메시지를 출력하기 위한 운용자터미널(307); 상기 데이터버스(301)를 통해 프레임단위로 전송되는 상기 프로세서간 통신메시지를 소정의 필터링 조건에 의하여 필터링하여 출력하기 위한 프레임데이터 필터(302); 상기 프레임데이터 필터(302)로부터 출력되는 데이터를 저장하기 위한 수신용 버퍼(305); 상기 프레임데이터 필터(302)로부터 출력되는 상기 프로세서간 통신메시지를 상기 수신용 버퍼(305)에 수록하고, 상기 수신용 버퍼(305)의 저장상태에 따라 저장된 상기 프로세서간 통신메시지를 독출하도록 상기 수신용 버퍼(305)를 제어하기 위한 버퍼제어부(304) 상기 수신용 버퍼(305)로부터 독출된 상기 프로세서간 통신메시지를 저장하기 위한 메모리(306); 상기 운용자 터미널(307)을 통해 인가되는 상기 필터링조건에 의하여 상기 프레임데이터 필터(302)를 제어하고, 상기 버퍼제어부(304)에 의하여 독출된 상기 프로세서간 통신메시지가 상기 메모리(306)에 저장되도록 제어하고, 추적된 프로세서간 통신메시지에 대한 출력요구시 상기 메모리(306)에 저장되어 있는 상기 프로세서간 통신메시지를 출력하기 위한 CPU(303)를 포함하는 것을 특징으로 하는 교환기에 있어서, 프로세서간통신 메시지에 대한 모니터장치.An apparatus for monitoring an interprocessor communication (IPC) message in an exchange performing communication between processors provided through a central processor-to-processor communication unit (CIPCU) 100, A data bus (301) for transmitting the interprocessor communication message between predetermined nodes; An operator terminal 307 for issuing an instruction from the operator and outputting an inter-processor communication message that the operator wants to monitor; A frame data filter (302) for filtering and outputting the interprocessor communication message transmitted on a frame basis through the data bus (301) according to a predetermined filtering condition; A receiving buffer 305 for storing data output from the frame data filter 302; To store the interprocessor communication message output from the frame data filter (302) in the reception buffer (305), and to read the stored interprocessor communication message according to the storage state of the reception buffer (305) A buffer control unit (304) for controlling the credit buffer (305); a memory (306) for storing the interprocessor communication message read from the receiving buffer (305); And controls the frame data filter 302 according to the filtering condition applied through the operator terminal 307 so that the interprocessor communication message read out by the buffer control unit 304 is stored in the memory 306 And a CPU (303) for controlling the interprocessor communication and outputting the interprocessor communication message stored in the memory (306) in response to an output request for the traced interprocessor communication message, characterized in that the interprocessor communication Monitor device for messages. 제1항에 있어서, 상기 수신용 버퍼(305)는 선입선출형 버퍼로 이루어지는 것을 특징으로 하는 교환기에 있어서, 프로세서간통신 메시지에 대한 모니터장치.2. The switching device according to claim 1, wherein the reception buffer (305) is a first-in first-out type buffer. 중앙 프로세서간 통신유니트(CIPCU, 100)를 통해 구비되어 있는 프로세서간 통신을 수행하는 교환기에서 프로세서간 통신(IPC)메시지를 모니터링하기 위한 장치에 있어서, 운용자에 의해 모니터링하기 위한 프로세서간 통신메시지에 대한 수신조건이 입력되면, 수신조건에 적합한 프로세서간 통신메시지만을 수신하는 단계; 상기 수신단계에서 수신된 프로세서간 통신메시지를 소정의 수신용 저장영역에 순차적으로 저장하는 제1저장단계; 상기수신용 저장영역이 모두 차면 상기 수신용 저장영역에 저장된 상기프로세서간 통신메시지를 저장순서대로 독출하는 단계; 상기 독출단계에서 독출된 상기 프로세서간 통신메시지를 소정의 저장영역에 재저장하는 제2저장단계; 운용자로부터 추적된 프로세서간 통신메시지에 대한 출력요구신호가 인가되면, 상기 제2저장단계에서 저장된 상기 프로세서간 통신메시지를 출력하는 단계를 포함하여 수행되는 것을 특징으로 하는 교환기에 있어서, 프로세서간통신 메시지에 대한 모니터방법.An apparatus for monitoring an interprocessor communication (IPC) message in an exchange performing communication between processors provided through a central processor-to-processor communication unit (CIPCU) 100, the apparatus comprising: Receiving, when a reception condition is input, only an inter-processor communication message suitable for the reception condition; A first storing step of sequentially storing the interprocessor communication messages received in the receiving step in a predetermined receiving storage area; Reading the interprocessor communication messages stored in the reception accepting storage area in the order of storage when the reception accepting storage areas are all filled; A second storing step of re-storing the inter-processor communication message read out in the reading step into a predetermined storage area; And outputting the interprocessor communication message stored in the second storing step when an output request signal for the interprocessor communication message traced from the operator is applied, wherein the interprocessor communication message . 제3항에 있어서, 상기 수신단계에서 이루어지는 상기 프로세서간통신 메시지에 대한 수신을 프레임단위로 이루어지는 것을 특징으로 하는 교환기에 있어서, 프로세서간 통신메시지에 대한 모니터방법.The method of claim 3, wherein the receiving of the interprocessor communication message in the receiving step is performed on a frame-by-frame basis. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960013100A 1996-04-26 1996-04-26 Method and apparatus for monitoring communication message between processors in switching system KR0182707B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960013100A KR0182707B1 (en) 1996-04-26 1996-04-26 Method and apparatus for monitoring communication message between processors in switching system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960013100A KR0182707B1 (en) 1996-04-26 1996-04-26 Method and apparatus for monitoring communication message between processors in switching system

Publications (2)

Publication Number Publication Date
KR970072885A true KR970072885A (en) 1997-11-07
KR0182707B1 KR0182707B1 (en) 1999-05-15

Family

ID=19456824

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960013100A KR0182707B1 (en) 1996-04-26 1996-04-26 Method and apparatus for monitoring communication message between processors in switching system

Country Status (1)

Country Link
KR (1) KR0182707B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990080485A (en) * 1998-04-17 1999-11-15 김영환 Monitoring Method of Active Processor of Mobile Communication Switch

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100425988B1 (en) * 1999-12-18 2004-04-03 엘지전자 주식회사 apparatus of subscriber board message display in switching system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990080485A (en) * 1998-04-17 1999-11-15 김영환 Monitoring Method of Active Processor of Mobile Communication Switch

Also Published As

Publication number Publication date
KR0182707B1 (en) 1999-05-15

Similar Documents

Publication Publication Date Title
US20060155907A1 (en) Multiprocessor system
KR970072885A (en) And a method and apparatus for monitoring interprocessor communication messages
JPS58105344A (en) Buffer memory controlling system
KR960039740A (en) Electronic apparatus and communication control method thereof
JPS6478361A (en) Data processing system
KR100221297B1 (en) First-in and first-out buffer
KR200191356Y1 (en) Realtime monitoring apparatus of plc data
KR100367345B1 (en) Device for controlling processor in imt-2000 communication board
JPH0373039A (en) Processor and multiprocessor system
KR0154482B1 (en) Global bus interface apparatus using buffer
KR970062927A (en) Communication device for programmable logic controller (PLC) and data format for it
JPH0254362A (en) Parallel process computer
KR0136520B1 (en) Distributed control system
KR980007425A (en) Control method of network management in operation maintenance matching device
KR19990004231A (en) Memory access device in computer system using PI6 bus
KR0135894Y1 (en) Fifo using feedback method
JP2663713B2 (en) Bus connection device
JPH02299004A (en) Monitor system for programmable controller
KR920013114A (en) Fault Diagnosis Device in Multiprocessor System
JPH04262423A (en) Pipe line processor
JPS5622157A (en) Process system multiplexing system
KR19990038069U (en) Memory-variable DM controller
KR970076308A (en) A data bit stream generator
JPS63216182A (en) Frame memory board for image processor
JPH05189382A (en) Communication method between processors

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee