KR970053886A - 씨모오스(cmos) 소자 제조방법 - Google Patents

씨모오스(cmos) 소자 제조방법 Download PDF

Info

Publication number
KR970053886A
KR970053886A KR1019950046374A KR19950046374A KR970053886A KR 970053886 A KR970053886 A KR 970053886A KR 1019950046374 A KR1019950046374 A KR 1019950046374A KR 19950046374 A KR19950046374 A KR 19950046374A KR 970053886 A KR970053886 A KR 970053886A
Authority
KR
South Korea
Prior art keywords
conductive
forming
diffusion
impurity ions
gate
Prior art date
Application number
KR1019950046374A
Other languages
English (en)
Other versions
KR100192518B1 (ko
Inventor
손정환
이상돈
Original Assignee
문정환
Lg 반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체 주식회사 filed Critical 문정환
Priority to KR1019950046374A priority Critical patent/KR100192518B1/ko
Publication of KR970053886A publication Critical patent/KR970053886A/ko
Application granted granted Critical
Publication of KR100192518B1 publication Critical patent/KR100192518B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

본 발명은 CMOS 소자 제조방법에 관한 것으로, 듀얼(Dual) 게이트 CMOS 소자에 있어서, 게이트 폴리에 이온주입된 보론(Boron)이 채널영역으로 확산되는 것을 방지하는데 적당한 CMOS 소자 제조방법을 제공하기 위한 것이다.
이를 위한 본 발명의 CMOS 소자 제조방법은 제1도전형 반도체 기판에 제2도전형 웰을 형성하여, 제1, 제2도전형 모오스 영역을 정의한 후 게이트 산화막과 필드 산화막을 형성하는 단계, 전면에 다결정 실리콘층을 형성한 후, 제2도전형 불순물 이온이 채널쪽으로 확산되는 것을 방지하기 위해 상기 다결정 실리콘층에 확산방지용 불순물 이온주입을 실시하는 단계, 상기 제1, 제2도전형 모오스 영역에 해당 도전형 저농도 불순물 이온주입을 실시한 후 각각의 게이트 측벽을 형성하는 단계, 상기 제1, 제2도전형 모오스 영역에 해당 도전형 고농도 불순물 이온주입을 실시하여 각각 LCD 구조를 갖는 MOS FET를 형성하는 단계를 포함하여 이루어짐을 특징으로 한다.

Description

씨모오스(CMOS) 소자 제조 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도 (a)∼(b)는 본 발명의 제1실시예에 따른 CMOS 소자 제조방법을 나타낸 공정단면도.

Claims (6)

  1. 제1도전형 반도체 기판에 제2도전형 웰을 형성하여, 제1, 제2도전형 모오스 영역을 정의한 후 게이트 산화막과 필드 산화막을 형성하는 단계, 전면에 다결정 실리콘층을 형성한 후, 제2도전형 불순물 이온이 채널쪽으로 확산되는 것을 방지하기 위해 상기 다결정 실리콘층에 확산방지용 불순물 이온주입을 실시하는 단계, 상기 제1, 제2도전형 모오스 영역에 해당 도전형 저농도 불순물 이온주입을 실시한 후 각각의 게이트 측벽을 형성하는 단계, 상기 제1, 제2도전형 모오스 영역에 해당 도전형 고농도 불순물 이온주입을 실시하여 각각 LDD 구조를 갖는 MOS FET를 형성하는 단계를 포함하여 이루어짐을 특징으로 하는 CMOS 소자 제조 방법.
  2. 제1항에 있어서, 상기 확산방지용 불순물은 게르마늄(Germanium)과 니트로겐(Nitrogen)을 포함함을 특징으로 하는 CMOS 소자 제조 방법.
  3. 제2항에 있어서, 상기 게르마늄과 니트로겐은 동시에 이온주입함을 특징으로 하는 CMOS 소자 제조 방법.
  4. 제1도전형 반도체 기판에 제2도전형 웰을 형성하여, 제1, 제2도전형 모오스 영역을 정의한 후 게이트 산화막과 필드 산화막을 형성하는 단계, 전면에 다결정 실리콘층을 형성한 후 하기의 제2도전형 불순물 이온이 채널영역으로 확산되는 것을 방지하기 위해 상기 다결정 실리콘층에 확산방지용 제1순물 이온주입을 실시하는 단계, 상기 제1, 제2도전형 모오스 영역에 해당 도전형 저농도 불순물 이온주입을 실시한 후 각각의 게이트 측벽을 형성하는 단계, 상기 제1, 제2도전형 모오스 영역에 해당 도전형 고농도 불순물 이온과 확산방지용 제2불순물 이온을 주입하여 LDD 구조를 갖는 MOS FET를 형성하는 단계를 포함하여 이루어짐을 특징으로 하는 CMOS 소자 제조 방법.
  5. 제4항에 있어서, 상기 확산방지용 제1불순물 이온은 니트로겐을 포함함을 특징으로 하는 CMOS 소자 제조 방법.
  6. 제4항에 있어서, 상기 확산방지용 제2불순물 이온은 게르마늄 이온을 포함함을 특징으로 하는 CMOS 소자 제조 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950046374A 1995-12-04 1995-12-04 씨모오스 소자 제조방법 KR100192518B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950046374A KR100192518B1 (ko) 1995-12-04 1995-12-04 씨모오스 소자 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950046374A KR100192518B1 (ko) 1995-12-04 1995-12-04 씨모오스 소자 제조방법

Publications (2)

Publication Number Publication Date
KR970053886A true KR970053886A (ko) 1997-07-31
KR100192518B1 KR100192518B1 (ko) 1999-06-15

Family

ID=19437557

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950046374A KR100192518B1 (ko) 1995-12-04 1995-12-04 씨모오스 소자 제조방법

Country Status (1)

Country Link
KR (1) KR100192518B1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100402381B1 (ko) * 2001-02-09 2003-10-17 삼성전자주식회사 게르마늄 함유 폴리실리콘 게이트를 가지는 씨모스형반도체 장치 및 그 형성방법
KR100431812B1 (ko) * 2001-12-29 2004-05-17 주식회사 하이닉스반도체 반도체 소자의 게이트 전극 형성방법

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100680436B1 (ko) * 2000-12-08 2007-02-08 주식회사 하이닉스반도체 반도체 소자의 트랜지스터 제조 방법

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100402381B1 (ko) * 2001-02-09 2003-10-17 삼성전자주식회사 게르마늄 함유 폴리실리콘 게이트를 가지는 씨모스형반도체 장치 및 그 형성방법
KR100431812B1 (ko) * 2001-12-29 2004-05-17 주식회사 하이닉스반도체 반도체 소자의 게이트 전극 형성방법

Also Published As

Publication number Publication date
KR100192518B1 (ko) 1999-06-15

Similar Documents

Publication Publication Date Title
US5677224A (en) Method of making asymmetrical N-channel and P-channel devices
US5548143A (en) Metal oxide semiconductor transistor and a method for manufacturing the same
US5933721A (en) Method for fabricating differential threshold voltage transistor pair
US6133082A (en) Method of fabricating CMOS semiconductor device
KR20010020140A (ko) 감소된 마스크 단계들을 이용하는 ｎｍｏｓ와 ｐｍｏｓ 장치 제조 방법
TW327240B (en) Semiconductor device and process for producing the same
EP0970513A2 (en) Well boosting threshold voltage rollup
US6051459A (en) Method of making N-channel and P-channel IGFETs using selective doping and activation for the N-channel gate
KR950021786A (ko) 모스펫(mosfet) 및 그 제조방법
KR970053886A (ko) 씨모오스(cmos) 소자 제조방법
WO1999065070A3 (en) Method of manufacturing a semiconductor device comprising a mos transistor
WO1998053491A3 (en) Manufacture of a semiconductor device with a mos transistor having an ldd structure
US6096588A (en) Method of making transistor with selectively doped channel region for threshold voltage control
US5937302A (en) Method of forming lightly doped drain region and heavily doping a gate using a single implant step
KR940016961A (ko) 모스(mos) 트랜지스터 및 그 제조 방법
KR100250690B1 (ko) 반도체 장치 및 그 제조 방법
KR970052211A (ko) 반도체 소자의 접합 영역 형성 방법
KR970054387A (ko) 모스트랜지스터 제조 방법
JPH06283713A (ja) 半導体装置及びその製造方法
JPH02102543A (ja) 絶縁ゲート型電界効果トランジスタの製造方法
KR950015660A (ko) 반도체 장치의 LDD(Lightly Doped Drain) 트랜지스터 제조방법
KR940016902A (ko) 모스(mos) 트랜지스터 제조방법
KR19990061114A (ko) 반도체 소자의 모스펫 제조방법
KR970013120A (ko) 박막 트랜지스터 및 그 제조 방법
KR960043173A (ko) 고집적 상보형 트랜지스터(cmosfet) 제조 방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061211

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee