KR960027672A - User-Network Connection Line Polarity Detector of Integrated Information Communication Network - Google Patents
User-Network Connection Line Polarity Detector of Integrated Information Communication Network Download PDFInfo
- Publication number
- KR960027672A KR960027672A KR1019940032861A KR19940032861A KR960027672A KR 960027672 A KR960027672 A KR 960027672A KR 1019940032861 A KR1019940032861 A KR 1019940032861A KR 19940032861 A KR19940032861 A KR 19940032861A KR 960027672 A KR960027672 A KR 960027672A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- frame
- super frame
- time slot
- display
- Prior art date
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
본 발명은 종합정보통신망의 사용자-망 접속 선로 극성 검출기에 관한 것으로, 선로 입력 정보 복호수단(1); 직병렬 변환수단(2); 프레임 표시 검출수단(3); 프레임 표시 검출 신호 표시수단(4); 프레임 타임 슬롯 발생 수단(5); 프레임 동기수단(6); 슈퍼 프레임 표시 검출 신호 제어수단(7); 슈퍼 프레임 타임 슬롯 발생 수단(8); 및 선로 극성 검출 및 슈퍼 프레임 동기수단(9)을 구비하고 있으며, 종합정보 통신망에서 핵심적인 역할을 수행하는 유-인터페이스 송수신기를 구성하는 기능 블럭으로 사용되며, 전술한 선행 기술에 비하여 간결하게 하드웨어 구현이 가능한 효과가 있다.The present invention relates to a user-network connection line polarity detector of a general information communication network, comprising: line input information decoding means (1); Serial-to-parallel conversion means (2); Frame display detecting means 3; Frame display detection signal display means 4; Frame time slot generating means (5); Frame synchronization means 6; Super frame display detection signal control means 7; Super frame time slot generation means (8); And a line polarity detection means and a super frame synchronization means (9), and used as a functional block constituting a U-interface transceiver which plays a key role in an integrated information communication network. This has a possible effect.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명에 따른 선로 극성 검출기의 구성도.1 is a block diagram of a line polarity detector according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940032861A KR970002775B1 (en) | 1994-12-05 | 1994-12-05 | Uni line polarity detection method in isdn |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940032861A KR970002775B1 (en) | 1994-12-05 | 1994-12-05 | Uni line polarity detection method in isdn |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960027672A true KR960027672A (en) | 1996-07-22 |
KR970002775B1 KR970002775B1 (en) | 1997-03-10 |
Family
ID=19400378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940032861A KR970002775B1 (en) | 1994-12-05 | 1994-12-05 | Uni line polarity detection method in isdn |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970002775B1 (en) |
-
1994
- 1994-12-05 KR KR1019940032861A patent/KR970002775B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR970002775B1 (en) | 1997-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950029904A (en) | Clock signal generation method and apparatus | |
KR960027672A (en) | User-Network Connection Line Polarity Detector of Integrated Information Communication Network | |
KR910013751A (en) | NRZ / CMI (II) Code Inverter | |
TW371344B (en) | Circuit for generating internal column address suitable for burst mode | |
KR970049270A (en) | Interface device for switching between synchronous clock sources | |
KR960009398A (en) | Synchronous Clock Generation Circuit | |
KR920001924A (en) | Field detection circuit | |
KR950022074A (en) | Transient elimination circuit and unnecessary switching prevention circuit during redundant clock switching | |
KR940027583A (en) | Surveillance camera | |
KR970004925A (en) | Synchronous Clock Control Circuit of Digital Exchange | |
PE103299A1 (en) | SYSTEM AND APPARATUS FOR GENERATION AND CONTROL OF THE TIMING SIGNAL | |
KR100254585B1 (en) | Deplus Channel Transmission System from ISD | |
KR960024998A (en) | 64Kb / s Signal Frame Communication | |
KR970013919A (en) | Low speed data frame inverter | |
KR970023413A (en) | Clock Pulse Generator for Asynchronous RAM | |
KR970024711A (en) | Synchronous Control of Digital Voice Signal | |
KR910007274A (en) | Clock selection circuit | |
KR910021041A (en) | Phase synchronous output detection circuit | |
KR970057898A (en) | Decoding time information generator of system encoder | |
KR950030490A (en) | Phase adjustment circuit | |
KR970064047A (en) | Tandem Connection Data Link Processing Unit | |
KR970056903A (en) | External Synchronization Circuit of Video Synchronization Generator | |
KR920015770A (en) | Frame Pattern Detection Circuit of DM Communication System Receiving System | |
KR920003648A (en) | Synchronous Clock Generation Circuit | |
KR930008649A (en) | Synchronous signal detection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030226 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |