KR960019734A - Capacitor Manufacturing Method of Semiconductor Memory Device - Google Patents

Capacitor Manufacturing Method of Semiconductor Memory Device Download PDF

Info

Publication number
KR960019734A
KR960019734A KR1019940032123A KR19940032123A KR960019734A KR 960019734 A KR960019734 A KR 960019734A KR 1019940032123 A KR1019940032123 A KR 1019940032123A KR 19940032123 A KR19940032123 A KR 19940032123A KR 960019734 A KR960019734 A KR 960019734A
Authority
KR
South Korea
Prior art keywords
film
hsg
forming
pattern
conductive film
Prior art date
Application number
KR1019940032123A
Other languages
Korean (ko)
Inventor
김영대
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940032123A priority Critical patent/KR960019734A/en
Publication of KR960019734A publication Critical patent/KR960019734A/en

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

HSG-Si막을 이용하여 스토리지 전극의 유효 표면적이 증가된 반도체 메모리 장치의 커패시터 제조방법에 관하여 개시한다. 본 발명은 반도체 기판상에 절연막을 형성하는 단계와, 상기 절연막상에 불순물이 도핑된 제1도전막과 패턴을 형성하는 단계와, 상기 절연막 및 제1도전막 패턴의 상면과 측면에 HSG-Si막을 형성하는 단계와, 상기 제1도전막 패턴에 포함된 불순물을 어닐링하여 상기 HSG-Si막으로 확산시키는 단계와, 상기 불순물이 확산된 기판의 표면을 산화시켜 상기 기판의 전면에 HSG-Si산화막을 형성하는 단계와, 셀 단위로 한정되도록 상기 제1도전막 패턴의 사이의 절연막상에 형성된 HSG-Si산화막을 제거하는 단계와, 상기 제1도전막 패턴의 사이의 절연막상에 형성된 HSG-Si막을 제거하는 단계와, 상기 제1도전막패턴의 상면 및 측면에 형성된 HSG-Si산화막을 제거하여 HSG-Si막 및 제1도전막 패턴으로 이루어진 제1전극을 형성하는 단계화, 및 상기 제1전극의 전면에 커패시터의 유전체막 및 제2도전막 패턴으로 이루어진 제2전극을 차례로 형성하는 단계를 구비한다. 본 발명에 의하면, 간단한 공정을 통하여 스토리지 전극의 상면 및 측면에 형성된 HSG-Si막을 보호함으로써 커패시터의 커패시턴스를 안정적으로 증대시킬 수 있다.Disclosed is a method of manufacturing a capacitor of a semiconductor memory device in which an effective surface area of a storage electrode is increased by using an HSG-Si film. The present invention includes forming an insulating film on a semiconductor substrate, forming a first conductive film and a pattern doped with impurities on the insulating film, and forming HSG-Si on the top and side surfaces of the insulating film and the first conductive film pattern. Forming a film, annealing the impurities contained in the first conductive film pattern to diffuse the HSG-Si film, and oxidizing the surface of the substrate on which the impurities are diffused to oxidize the HSG-Si oxide film on the entire surface of the substrate. Forming an HSG-Si oxide film formed on the insulating film between the first conductive film patterns so as to be defined on a cell basis; and forming an HSG-Si film formed on the insulating film between the first conductive film patterns. Removing the film, and removing the HSG-Si oxide film formed on the top and side surfaces of the first conductive film pattern to form a first electrode formed of the HSG-Si film and the first conductive film pattern, and the first Capacitive on the front of the electrode And the dielectric film and the comprising the step of forming a second electrode made of the second conductive film pattern in turn. According to the present invention, the capacitance of the capacitor can be stably increased by protecting the HSG-Si films formed on the top and side surfaces of the storage electrode through a simple process.

Description

반도체 메모리 장치의 커패시터 제조방법Capacitor Manufacturing Method of Semiconductor Memory Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제4도 내지 제8도는 본 발명에 의한 반도체 메모리 장치의 커패시터 제조방법을 나타내기 위한 단면도들이다.4 through 8 are cross-sectional views illustrating a method of manufacturing a capacitor of a semiconductor memory device according to the present invention.

Claims (3)

반도체 기판상에 절연막을 형성하는 단계; 상기 절연막상에 불순물이 도핑된 제1도전막 패턴을 형성하는 단계; 상기 절연막 및 제1도전막 패턴의 상면과 측면에 HSG-Si막을 형성하는 단계; 상기 제1도전막 패턴에 포함된 불순물을 어닐링하여 상기 HSG-Si막으로 확산시키는 단계; 상기 불순물이 확산된 기판의 표면을 산화시켜 상기 기판의 전면에 HSG-Si산화막을 형성하는 단계; 셀 단위로 한정되도록 상기 제1도전막 패턴의 사이의 절연막상에 형성된 HSG-Si산화막을 제거하는 단계; 상기 제1도전막 패턴의 사이의 절연막상에 형성된 HSG-Si막을 제거하는 단계; 상기 제1도전막 패턴의 상면 및 측면에 형성된 HSG-Si산화막을 제거하여 HSG-Si막 및 제1도전막 패턴으로 이루어진 제1전극을 형성하는 단계; 및 상기 제1전극의 전면에 커패시터의 유전체막 및 제2도전막 패턴으로 이루어진 제2전극을 차례로 형성하는 단계를 구비하는 것을 특징으로 하는 반도체 메모리 장치의 커패시터 제조방법.Forming an insulating film on the semiconductor substrate; Forming a first conductive film pattern doped with impurities on the insulating film; Forming an HSG-Si film on top and side surfaces of the insulating film and the first conductive film pattern; Annealing impurities included in the first conductive layer pattern to diffuse the HSG-Si layer; Oxidizing a surface of the substrate on which the impurities are diffused to form an HSG-Si oxide film on the entire surface of the substrate; Removing the HSG-Si oxide film formed on the insulating film between the first conductive film patterns so as to be limited in units of cells; Removing the HSG-Si film formed on the insulating film between the first conductive film patterns; Removing the HSG-Si oxide layers formed on the top and side surfaces of the first conductive layer pattern to form a first electrode formed of the HSG-Si layer and the first conductive layer pattern; And sequentially forming a second electrode formed of a dielectric film and a second conductive film pattern of the capacitor on the front surface of the first electrode. 제1항에 있어서, 상기 제1도전막 패턴은 하부에 위치하는 기판과 접속하여 형성하는 것을 특징으로 하는 반도체 메모리 장치의 커패시터 제조방법.The method of claim 1, wherein the first conductive layer pattern is formed by connecting to a substrate disposed below. 제1항에 있어서, 상기 제1도전막 패턴의 사이의 절연막상에 형성된 HSG-Si산화막을 제거할 때, 상기 제1도전막 패턴의 상면 및 측면에 형성된 HSG-Si막도 일부 제거되는 것을 특징으로 하는 반도체 메모리 장치의 커패시터 제조방법.The method of claim 1, wherein when the HSG-Si oxide film formed on the insulating film between the first conductive film patterns is removed, a portion of the HSG-Si film formed on the top and side surfaces of the first conductive film pattern is also removed. A capacitor manufacturing method of a semiconductor memory device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940032123A 1994-11-30 1994-11-30 Capacitor Manufacturing Method of Semiconductor Memory Device KR960019734A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940032123A KR960019734A (en) 1994-11-30 1994-11-30 Capacitor Manufacturing Method of Semiconductor Memory Device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940032123A KR960019734A (en) 1994-11-30 1994-11-30 Capacitor Manufacturing Method of Semiconductor Memory Device

Publications (1)

Publication Number Publication Date
KR960019734A true KR960019734A (en) 1996-06-17

Family

ID=66648433

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940032123A KR960019734A (en) 1994-11-30 1994-11-30 Capacitor Manufacturing Method of Semiconductor Memory Device

Country Status (1)

Country Link
KR (1) KR960019734A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100327425B1 (en) * 1999-05-18 2002-03-13 박종섭 Method for fabricating capacitor of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100327425B1 (en) * 1999-05-18 2002-03-13 박종섭 Method for fabricating capacitor of semiconductor device

Similar Documents

Publication Publication Date Title
KR970067977A (en) Manufacturing method of the electrode
KR920001716A (en) Structure and manufacturing method of stacked capacitor of DRAM cell
KR960036154A (en) Ferroelectric capacitor
KR960019734A (en) Capacitor Manufacturing Method of Semiconductor Memory Device
KR960032739A (en) Capacitor of Semiconductor Device and Manufacturing Method Thereof
KR970052917A (en) Capacitor Manufacturing Method of Semiconductor Device
KR960005846A (en) Manufacturing Method of Semiconductor Device
KR940010333A (en) Semiconductor memory device and manufacturing method thereof
KR970054223A (en) Method for forming charge storage electrode of semiconductor device
KR930005205A (en) Manufacturing method of capacitance increase DRAM
KR960026870A (en) Capacitor Manufacturing Method of Semiconductor Device
KR960032747A (en) Capacitor Formation Method of Semiconductor Device
KR970024218A (en) Capacitors in Semiconductor Devices Using Platinum as Electrode
TW354427B (en) Method for fabricating a stage-like capacitor of a dynamic random access memory
KR960026740A (en) Capacitor Manufacturing Method of Semiconductor Device
KR970003963A (en) Method for forming charge storage electrode of capacitor
KR950034521A (en) Method for manufacturing storage electrode of semiconductor device
KR970054549A (en) Capacitor Manufacturing Method of Semiconductor Device
KR960019667A (en) Capacitor Manufacturing Method of Semiconductor Memory Device
KR920008862A (en) Manufacturing Method of Semiconductor Device Having High Capacity Capacitor
KR970054029A (en) Method for forming charge storage electrode of capacitor
KR970018420A (en) Capacitor Manufacturing Method of Semiconductor Memory Device
KR970004022A (en) Capacitor Manufacturing Method of Device Using ROM
KR950030364A (en) Capacitor Manufacturing Method
KR970067865A (en) Structure and manufacturing method of capacitor of semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination