KR960018870A - 다치 논리곱 연산장치 - Google Patents

다치 논리곱 연산장치 Download PDF

Info

Publication number
KR960018870A
KR960018870A KR1019940029917A KR19940029917A KR960018870A KR 960018870 A KR960018870 A KR 960018870A KR 1019940029917 A KR1019940029917 A KR 1019940029917A KR 19940029917 A KR19940029917 A KR 19940029917A KR 960018870 A KR960018870 A KR 960018870A
Authority
KR
South Korea
Prior art keywords
logical product
binary
valued
multivalued
products
Prior art date
Application number
KR1019940029917A
Other languages
English (en)
Other versions
KR0146655B1 (ko
Inventor
김진업
김선영
Original Assignee
양승택
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소 filed Critical 양승택
Priority to KR1019940029917A priority Critical patent/KR0146655B1/ko
Priority to US08/357,246 priority patent/US5463572A/en
Priority to JP6310481A priority patent/JPH08148990A/ja
Publication of KR960018870A publication Critical patent/KR960018870A/ko
Application granted granted Critical
Publication of KR0146655B1 publication Critical patent/KR0146655B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/40—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
    • G06F7/44—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/49—Computations with a radix, other than binary, 8, 16 or decimal, e.g. ternary, negative or imaginary radices, mixed radix non-linear PCM

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • Logic Circuits (AREA)
  • Image Processing (AREA)

Abstract

본 발명에서는 이진수끼리의 논리곱 연산을 포함하면서 다치 논리끼리의 논리곱 연산이 가능한 논리곱 연산법칙을 정의하고 이들의 논리곱 연산기를 제안한다.
3개의 다치 논리 입력을 갖는 논리곱 연산기는 각각 두개의 입력을 갖는 두개의 다치 논리곱 연산기로 구성된다.
이러한 다치 논리곱 연산기는 기존의 이진 논리곱 연산기의 연산기능 및 이진-다치 논리곱 연산기의 연산기능을 포함한다.

Description

다치 논리곱 연산장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명에 따른 다치 논리곱 연산의 진리표.
제4도는 본 발명의 제1실시예.
제5도는 본 발명의 제2실시예.

Claims (1)

  1. 각각 소정 비트를 갖는 k(여기서, k는 임의의 양의 정수)개의 이진수 입력과 다른 하나의 이진수 입력의 다치 논리곱 연산을 수행하는 장치에 있어서; 상기 이진수 입력들의 각 비트별로 순차로 받아 들여 덧셈하는 것에 의해 상기 이진수 입력에 해당하는 다치 논리값을 구하는 산술 덧셈기와; 상기 산술 덧셈기의 출력과 이진 입력을 받아 들이는 이진-다치 논리곱 연산기를 포함하는 것을 특징으로 하는 다치 논리곱 연산장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940029917A 1994-11-15 1994-11-15 다치 논리곱 연산장치 KR0146655B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019940029917A KR0146655B1 (ko) 1994-11-15 1994-11-15 다치 논리곱 연산장치
US08/357,246 US5463572A (en) 1994-11-15 1994-12-13 Multi-nary and logic device
JP6310481A JPH08148990A (ja) 1994-11-15 1994-12-14 多値論理積の演算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940029917A KR0146655B1 (ko) 1994-11-15 1994-11-15 다치 논리곱 연산장치

Publications (2)

Publication Number Publication Date
KR960018870A true KR960018870A (ko) 1996-06-17
KR0146655B1 KR0146655B1 (ko) 1998-09-15

Family

ID=19397932

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940029917A KR0146655B1 (ko) 1994-11-15 1994-11-15 다치 논리곱 연산장치

Country Status (3)

Country Link
US (1) US5463572A (ko)
JP (1) JPH08148990A (ko)
KR (1) KR0146655B1 (ko)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6301597B1 (en) * 1997-11-18 2001-10-09 Intrinsity, Inc. Method and apparatus for saturation in an N-NARY adder/subtractor
US6301600B1 (en) * 1997-11-18 2001-10-09 Intrinsity, Inc. Method and apparatus for dynamic partitionable saturating adder/subtractor
US6334136B1 (en) * 1997-12-11 2001-12-25 Intrinsity, Inc. Dynamic 3-level partial result merge adder
US6216147B1 (en) * 1997-12-11 2001-04-10 Intrinsity, Inc. Method and apparatus for an N-nary magnitude comparator
AU2175100A (en) * 1999-12-10 2001-06-18 Evsx, Inc. Method and apparatus for an n-nary logic circuit
US8412666B1 (en) 2010-12-27 2013-04-02 Michael S. Khvilivitzky Method for logical processing of continuous-valued logical signals
CN111431523A (zh) * 2020-04-15 2020-07-17 联合华芯电子有限公司 多进制符号逻辑异或运算的实现电路、装置及方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3628000A (en) * 1968-04-18 1971-12-14 Ibm Data handling devices for radix {37 n{30 2{38 {0 operation
US5280440A (en) * 1991-10-09 1994-01-18 Yukichi Sugimura Parallel adding circuit using 3×3 matrix of ± quinary number representation

Also Published As

Publication number Publication date
US5463572A (en) 1995-10-31
JPH08148990A (ja) 1996-06-07
KR0146655B1 (ko) 1998-09-15

Similar Documents

Publication Publication Date Title
US3767906A (en) Multifunction full adder
US3100835A (en) Selecting adder
KR960018870A (ko) 다치 논리곱 연산장치
KR960018871A (ko) 다치 논리합 연산장치
US5875125A (en) X+2X adder with multi-bit generate/propagate circuit
KR960018883A (ko) 다치 배타적 논리합 연산장치
KR920015738A (ko) 가산회로
KR960042336A (ko) 부호/무부호 수 겸용 곱셈기
KR960018865A (ko) 다치 논리 부정 연산장치
US5691930A (en) Booth encoder in a binary multiplier
KR890015120A (ko) 부동 소숫점 표기를 기초로 하는 연산회로
GB1135108A (en) Binary digital circuits
RU2018927C1 (ru) Сумматор по модулю три
KR920701903A (ko) 근사산술디비전을 수행하는 방법 및 장치
US3902055A (en) Binary adder circuit
US4376275A (en) Very fast BCD-to-binary converter
RU2037269C1 (ru) Преобразователь четырехразрядного кода грея в двоично-десятичный код
US3423577A (en) Full adder stage utilizing dual-threshold logic
KR970016929A (ko) 숫자의 표현방법
Arango et al. Threshold implementation of ternary systems.
Montague Two contributions to the foundations of set theory
KR20000050721A (ko) 계층화된 직교부호 발생장치 및 그 방법
RU2045770C1 (ru) Устройство для формирования остатка по модулю три
KR970002707A (ko) 올림 기능을 갖는 선형 인터폴레이터
KR950015063A (ko) 다치논리와 2치 논리의 배타적 논리합 연산기 및 연산방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080428

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee