KR960009111A - 반도체 프로세싱 방법, 및 집적 회로 - Google Patents

반도체 프로세싱 방법, 및 집적 회로 Download PDF

Info

Publication number
KR960009111A
KR960009111A KR1019950028661A KR19950028661A KR960009111A KR 960009111 A KR960009111 A KR 960009111A KR 1019950028661 A KR1019950028661 A KR 1019950028661A KR 19950028661 A KR19950028661 A KR 19950028661A KR 960009111 A KR960009111 A KR 960009111A
Authority
KR
South Korea
Prior art keywords
integrated circuits
processing methods
semiconductor processing
semiconductor
methods
Prior art date
Application number
KR1019950028661A
Other languages
English (en)
Other versions
KR100214347B1 (ko
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of KR960009111A publication Critical patent/KR960009111A/ko
Application granted granted Critical
Publication of KR100214347B1 publication Critical patent/KR100214347B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903—FET configuration adapted for use as static memory cell
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/97—Specified etch stop material

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
KR1019950028661A 1994-08-29 1995-08-29 반도체 프로세싱 방법 및 집적회로 KR100214347B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US298,209 1994-08-29
US08/298,209 US5506172A (en) 1994-08-29 1994-08-29 Semiconductor processing method of forming an electrical interconnection between an outer layer and an inner layer

Publications (2)

Publication Number Publication Date
KR960009111A true KR960009111A (ko) 1996-03-22
KR100214347B1 KR100214347B1 (ko) 1999-08-02

Family

ID=23149505

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950028661A KR100214347B1 (ko) 1994-08-29 1995-08-29 반도체 프로세싱 방법 및 집적회로

Country Status (5)

Country Link
US (3) US5506172A (ko)
JP (1) JP2959668B2 (ko)
KR (1) KR100214347B1 (ko)
DE (1) DE19531773A1 (ko)
TW (1) TW289150B (ko)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2934353B2 (ja) * 1992-06-24 1999-08-16 三菱電機株式会社 半導体装置およびその製造方法
US6740573B2 (en) * 1995-02-17 2004-05-25 Micron Technology, Inc. Method for forming an integrated circuit interconnect using a dual poly process
US5652152A (en) * 1996-04-22 1997-07-29 Chartered Semiconductor Manufacturing Pte, Ltd. Process having high tolerance to buried contact mask misalignment by using a PSG spacer
US6051497A (en) * 1997-06-30 2000-04-18 Siemens Aktiengesellschaft Formation of sub-groundrule features
US6143649A (en) * 1998-02-05 2000-11-07 Micron Technology, Inc. Method for making semiconductor devices having gradual slope contacts
US6380023B2 (en) * 1998-09-02 2002-04-30 Micron Technology, Inc. Methods of forming contacts, methods of contacting lines, methods of operating integrated circuitry, and integrated circuits
US6078100A (en) 1999-01-13 2000-06-20 Micron Technology, Inc. Utilization of die repattern layers for die internal connections
US6479377B1 (en) 2001-06-05 2002-11-12 Micron Technology, Inc. Method for making semiconductor devices having contact plugs and local interconnects
US9691751B2 (en) * 2014-12-15 2017-06-27 Texas Instruments Incorporated In-situ doped polysilicon filler for trenches

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4176003A (en) * 1978-02-22 1979-11-27 Ncr Corporation Method for enhancing the adhesion of photoresist to polysilicon
US4178674A (en) * 1978-03-27 1979-12-18 Intel Corporation Process for forming a contact region between layers of polysilicon with an integral polysilicon resistor
US4240196A (en) * 1978-12-29 1980-12-23 Bell Telephone Laboratories, Incorporated Fabrication of two-level polysilicon devices
JPS577959A (en) * 1980-06-19 1982-01-16 Toshiba Corp Semiconductor device
US4394406A (en) * 1980-06-30 1983-07-19 International Business Machines Corp. Double polysilicon contact structure and process
JPS6037623B2 (ja) * 1980-12-25 1985-08-27 三菱電機株式会社 半導体記憶装置
JPS59126671A (ja) * 1983-01-10 1984-07-21 Mitsubishi Electric Corp 半導体装置
JPH0744186B2 (ja) * 1989-03-13 1995-05-15 株式会社東芝 半導体装置の製造方法
US5126231A (en) * 1990-02-26 1992-06-30 Applied Materials, Inc. Process for multi-layer photoresist etching with minimal feature undercut and unchanging photoresist load during etch
US5243220A (en) * 1990-03-23 1993-09-07 Kabushiki Kaisha Toshiba Semiconductor device having miniaturized contact electrode and wiring structure
US5162259A (en) * 1991-02-04 1992-11-10 Motorola, Inc. Method for forming a buried contact in a semiconductor device
US5219793A (en) * 1991-06-03 1993-06-15 Motorola Inc. Method for forming pitch independent contacts and a semiconductor device having the same
JPH05234933A (ja) * 1992-02-21 1993-09-10 Hitachi Ltd 半導体装置およびその製造方法
JPH05243933A (ja) * 1992-02-28 1993-09-21 Nec Corp クロック信号切り替え装置
KR950011555B1 (ko) * 1992-06-16 1995-10-06 현대전자산업주식회사 반도체 접속장치 및 그 제조방법
US5292676A (en) * 1992-07-29 1994-03-08 Micron Semiconductor, Inc. Self-aligned low resistance buried contact process
US5326713A (en) * 1992-09-04 1994-07-05 Taiwan Semiconductor Manufacturies Company Buried contact process

Also Published As

Publication number Publication date
DE19531773A1 (de) 1996-03-07
TW289150B (ko) 1996-10-21
US5838068A (en) 1998-11-17
JPH08107147A (ja) 1996-04-23
JP2959668B2 (ja) 1999-10-06
US6162721A (en) 2000-12-19
US5506172A (en) 1996-04-09
KR100214347B1 (ko) 1999-08-02

Similar Documents

Publication Publication Date Title
DE69520974D1 (de) Eine integrierte Halbleiterschaltung
DE69832359D1 (de) Halbleitervorrichtung -anordnung und -schaltungen
KR960009110A (ko) 반도체 장치 및 그 제조방법
DE69529042D1 (de) Halbleiterschaltung
DE69425930D1 (de) Integrierte Halbleiterschaltung
DE69508046D1 (de) Integrierte halbleiteranordnung
DE69428336D1 (de) Integrierte Halbleiterschaltungsanordnung
KR960009107A (ko) 반도체장치와 그 제조방법
KR960015900A (ko) 반도체 장치 및 그 제조방법
DE69424728D1 (de) Halbleiteranordnung und zugehörige Herstellungsmethode
DE69419575D1 (de) Integrierte Halbleiterschaltungsanordnung
KR970004347A (ko) 반도체 집적회로 장치
KR960012313A (ko) 반도체 장치 및 그 제조방법
DE69429979D1 (de) Halbleiterintegriertes Schaltungsbauelement
KR960012451A (ko) 반도체 장치 및 리드프레임
NL194417B (nl) Ge´ntegreerde halfgeleiderschakeling.
DE69408362D1 (de) Halbleiterintegrierte Schaltung
EP0614229A3 (en) Junction field-effect transistor (jfet), semiconductor integrated circuit device including jfet, and method of manufacturing the same.
SG60044A1 (en) Semiconductor integrated circuit device and method for manufacturing the same
KR960009111A (ko) 반도체 프로세싱 방법, 및 집적 회로
KR960015828A (ko) 반도체 집적 회로
DE69738366D1 (de) Pull-Up-Schaltung und damit ausgerüstete Halbleitervorrichtung
DE69517759D1 (de) Integrierte Halbleiterschaltung
DE69531121D1 (de) Integrierte Halbleiteranordnung
DE69416355D1 (de) Integrierte Halbleiterschaltungsanordnung

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100512

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee