KR950024277A - Pattern formation method for thickness monitor of semiconductor device - Google Patents
Pattern formation method for thickness monitor of semiconductor device Download PDFInfo
- Publication number
- KR950024277A KR950024277A KR1019940000875A KR19940000875A KR950024277A KR 950024277 A KR950024277 A KR 950024277A KR 1019940000875 A KR1019940000875 A KR 1019940000875A KR 19940000875 A KR19940000875 A KR 19940000875A KR 950024277 A KR950024277 A KR 950024277A
- Authority
- KR
- South Korea
- Prior art keywords
- oxide film
- monitor
- monitor pattern
- pattern
- thickness
- Prior art date
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Drying Of Semiconductors (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
연속된 산화막질의 선택적 식각공정을 갖는 반도체 장치의 두께 모니터용 패턴 형성 방법에 관하여 개시한다. 기판상에 요부형태로 제1모니터 패턴, 제2모니터 패턴 및 제3모니터 패턴과 그 사이에 철부를 형성하고 상기 제1, 제2, 제3모니터 패턴을 양분하여 부분적으로 필드 산화막을 형성한다. 이어서 상기 기판 전면에 제1산화막을 형성한후 상기 제1모니터 패턴상의 상기 제1산화막 및 필드 산화막과 상기 철부상의 상기 제1산화막을 선택적으로 식각한다. 그 다음에 상기 결과물 전면에 제2산화막을 형성하고 상기 제2모니터 패턴상의 상기 제2산화막, 제1산화막 및 필드 산화막과 상기 철부상의 제2산화막을 선택적으로 식각한다. 그 다음에 상기 결과물 전면에 제3산화막을 형성하고 상기 제3두께 모니터 패턴상의 상기 제3산화막, 제2산화막, 제1산화막 및 필드 산화막과 상기 철부상의 제3산화막을 선택적으로 식각한다. 본 발명에 의하면, 선택 식각 공정의 공정 안정성을 유지할 수있고, 개개의 공정문제점을 공정 진행중에 각 스텝에서 바로 알수 있어서 개개의 문제점을 이전 공정으로 바로 피드 백하여 반도체 장치의 신뢰성 향상과 경제적 손실을 최소화 할 수 있다A method for forming a thickness monitor for a semiconductor device having a continuous etching process of an oxide film is disclosed. The first monitor pattern, the second monitor pattern, and the third monitor pattern are formed on the substrate, and convex portions are formed therebetween, and the first, second, and third monitor patterns are bisected to form a field oxide film. Subsequently, after the first oxide film is formed on the entire surface of the substrate, the first oxide film and the field oxide film on the first monitor pattern and the first oxide film on the iron portion are selectively etched. Next, a second oxide film is formed over the entire surface of the product, and the second oxide film, the first oxide film and the field oxide film on the second monitor pattern, and the second oxide film on the iron portion are selectively etched. A third oxide film is then formed on the entire surface of the product, and the third oxide film, the second oxide film, the first oxide film and the field oxide film on the third thickness monitor pattern are selectively etched. According to the present invention, the process stability of the selective etching process can be maintained, and individual process problems can be immediately known at each step during the process, so that the individual problems can be directly fed back to the previous process to improve the reliability and economic loss of the semiconductor device. Can be minimized
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2A도 내지 제2E도는 본 발명의 일례에 따른 모니터 패턴을 갖는 레티클을 공정순서대로 도시한 평면도들이다.2A to 2E are plan views showing the reticle having the monitor pattern according to an example of the present invention in the process order.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940000875A KR100278646B1 (en) | 1994-01-18 | 1994-01-18 | Pattern formation method for thickness monitor of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940000875A KR100278646B1 (en) | 1994-01-18 | 1994-01-18 | Pattern formation method for thickness monitor of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950024277A true KR950024277A (en) | 1995-08-21 |
KR100278646B1 KR100278646B1 (en) | 2001-01-15 |
Family
ID=66663394
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940000875A KR100278646B1 (en) | 1994-01-18 | 1994-01-18 | Pattern formation method for thickness monitor of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100278646B1 (en) |
-
1994
- 1994-01-18 KR KR1019940000875A patent/KR100278646B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100278646B1 (en) | 2001-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950024277A (en) | Pattern formation method for thickness monitor of semiconductor device | |
JPS5651827A (en) | Preparation of semiconductor device | |
KR960039113A (en) | How to form an alignment mark | |
JPS5754346A (en) | Formation of polycrystalline silicon wiring layer | |
KR960026539A (en) | Semiconductor device manufacturing method | |
KR970054201A (en) | Manufacturing method of mask rom | |
KR960026555A (en) | Method of forming device isolation layer of semiconductor device | |
JPS6473718A (en) | Manufacture of semiconductor integrated circuit device | |
KR950025863A (en) | Manufacturing method of semiconductor device | |
KR970017827A (en) | Structure of Silicon Strip Mesh Spacer and Manufacturing Method Thereof | |
KR900019134A (en) | Gate manufacturing method using RF stuffer etching of semiconductor device | |
JPS6411399A (en) | Etching of thin film pattern | |
KR950021048A (en) | Pattern Formation Method of Semiconductor Wafer | |
KR960026088A (en) | Wafer Edge Treatment | |
KR910019154A (en) | Etching Method of Semiconductor Device Using Anti-Pattern Effect Pattern | |
JPS5315768A (en) | Production of semiconductor device | |
KR960019485A (en) | Exposure mask | |
KR950030313A (en) | Metal wiring formation method of semiconductor device | |
JPS57183035A (en) | Formation of pattern for mask matching | |
KR950027935A (en) | Photomask Manufacturing Method to Improve Overlay Margin | |
KR950001968A (en) | Method for forming EM measurement pattern of semiconductor device | |
KR960024651A (en) | How to make a photomask | |
KR970018117A (en) | Method for manufacturing a semiconductor device having a fine pattern | |
KR960012417A (en) | Method for forming multilayer mask key of semiconductor device | |
KR970051829A (en) | Cutting line of wafer and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20060928 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |