KR950009226B1 - 출력 데이타 정보를 잡음으로부터 보호하기 위한 데이타 래칭 유니트를 구비한 비동기 억세스형 반도체 메모리 디바이스 - Google Patents

출력 데이타 정보를 잡음으로부터 보호하기 위한 데이타 래칭 유니트를 구비한 비동기 억세스형 반도체 메모리 디바이스 Download PDF

Info

Publication number
KR950009226B1
KR950009226B1 KR1019910018003A KR910018003A KR950009226B1 KR 950009226 B1 KR950009226 B1 KR 950009226B1 KR 1019910018003 A KR1019910018003 A KR 1019910018003A KR 910018003 A KR910018003 A KR 910018003A KR 950009226 B1 KR950009226 B1 KR 950009226B1
Authority
KR
South Korea
Prior art keywords
level
logic
unit
signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019910018003A
Other languages
English (en)
Korean (ko)
Other versions
KR920008747A (ko
Inventor
미찌노리 가마야
Original Assignee
닛본덴기 가부시끼가이샤
세끼모또 타다히로
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=17564210&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=KR950009226(B1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 닛본덴기 가부시끼가이샤, 세끼모또 타다히로 filed Critical 닛본덴기 가부시끼가이샤
Publication of KR920008747A publication Critical patent/KR920008747A/ko
Application granted granted Critical
Publication of KR950009226B1 publication Critical patent/KR950009226B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
KR1019910018003A 1990-10-15 1991-10-14 출력 데이타 정보를 잡음으로부터 보호하기 위한 데이타 래칭 유니트를 구비한 비동기 억세스형 반도체 메모리 디바이스 Expired - Fee Related KR950009226B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP90-276058 1990-10-15
JP2276058A JP2781651B2 (ja) 1990-10-15 1990-10-15 Ｉｃメモリ回路

Publications (2)

Publication Number Publication Date
KR920008747A KR920008747A (ko) 1992-05-28
KR950009226B1 true KR950009226B1 (ko) 1995-08-18

Family

ID=17564210

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910018003A Expired - Fee Related KR950009226B1 (ko) 1990-10-15 1991-10-14 출력 데이타 정보를 잡음으로부터 보호하기 위한 데이타 래칭 유니트를 구비한 비동기 억세스형 반도체 메모리 디바이스

Country Status (5)

Country Link
US (1) US5315559A (https=)
EP (1) EP0481425B1 (https=)
JP (1) JP2781651B2 (https=)
KR (1) KR950009226B1 (https=)
DE (1) DE69123693T2 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960000837B1 (ko) * 1992-12-02 1996-01-13 삼성전자주식회사 반도체 메모리장치

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2070372B (en) * 1980-01-31 1983-09-28 Tokyo Shibaura Electric Co Semiconductor memory device
JPS56165983A (en) * 1980-05-26 1981-12-19 Toshiba Corp Semiconductor storage device
JPS60254485A (ja) * 1984-05-31 1985-12-16 Nec Corp スタテイツク型半導体記憶装置
JPS615493A (ja) * 1984-06-20 1986-01-11 Hitachi Ltd 記憶装置
JPS62173692A (ja) * 1986-01-28 1987-07-30 Fujitsu Ltd 半導体集積回路
JP2577724B2 (ja) * 1986-07-31 1997-02-05 三菱電機株式会社 半導体記憶装置
US4959816A (en) * 1987-12-28 1990-09-25 Kabushiki Kaisha Toshiba Semiconductor integrated circuit
US4922461A (en) * 1988-03-30 1990-05-01 Kabushiki Kaisha Toshiba Static random access memory with address transition detector
JPH0271493A (ja) * 1988-09-06 1990-03-12 Mitsubishi Electric Corp 半導体メモリ装置
JPH0814989B2 (ja) * 1989-05-09 1996-02-14 日本電気株式会社 内部同期型スタティックｒａｍ

Also Published As

Publication number Publication date
JPH04153989A (ja) 1992-05-27
DE69123693D1 (de) 1997-01-30
JP2781651B2 (ja) 1998-07-30
DE69123693T2 (de) 1997-07-03
KR920008747A (ko) 1992-05-28
EP0481425A2 (en) 1992-04-22
EP0481425B1 (en) 1996-12-18
US5315559A (en) 1994-05-24
EP0481425A3 (https=) 1994-12-14

Similar Documents

Publication Publication Date Title
KR920008055B1 (ko) 반도체기억장치
KR100808053B1 (ko) 메모리장치의 딜레이 선택회로.
US5969995A (en) Static semiconductor memory device having active mode and sleep mode
US5025422A (en) Semiconductor memory device
KR970004821B1 (ko) 출력회로
US5459421A (en) Dynamic-static master slave flip-flop circuit
US5646902A (en) Static random access memory device with low power dissipation
KR950010566B1 (ko) 초기화 셋팅회로와 이것을 이용한 반도체 메모리 장치
US5455795A (en) Semiconductor memory device
US5901110A (en) Synchronous memory with dual sensing output path each of which is connected to latch circuit
EP0259862B1 (en) Semiconductor memory with improved write function
KR0172028B1 (ko) 프리챠지 회로를 갖는 반도체 메모리 디바이스
US5305271A (en) Circuit for controlling an output of a semiconductor memory
KR910014938A (ko) 향상된 di/dt 제어가 가능한 집적회로 메모리
KR0153805B1 (ko) 반도체 메모리 장치
KR950009226B1 (ko) 출력 데이타 정보를 잡음으로부터 보호하기 위한 데이타 래칭 유니트를 구비한 비동기 억세스형 반도체 메모리 디바이스
US4825410A (en) Sense amplifier control circuit
KR100569564B1 (ko) 비트라인 프리차지전압 제어회로
KR100901235B1 (ko) 레지스터 파일 회로 내의 기록-후-판독 지연 감소 방법 및레지스터 파일 어레이
KR950015394A (ko) 스태틱 랜덤 억세스 메모리
KR100594409B1 (ko) 반도체 기억 장치, 반도체 기억 장치의 출력 신호 제어방법 및 출력 신호 제어 회로
US20020149985A1 (en) Semiconductor memory device having refreshing function
KR20090007122A (ko) 보안기능을 갖는 레지스터 및 이를 구비하는 컴퓨터 시스템
JPS6117077B2 (https=)
KR850008238A (ko) 반도체 기억장치

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

PB0901 Examination by re-examination before a trial

St.27 status event code: A-6-3-E10-E12-rex-PB0901

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

B701 Decision to grant
PB0701 Decision of registration after re-examination before a trial

St.27 status event code: A-3-4-F10-F13-rex-PB0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20040809

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20050819

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20050819

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000