KR950004502A - 방열판을 구비한 플라스틱 패키지 - Google Patents

방열판을 구비한 플라스틱 패키지 Download PDF

Info

Publication number
KR950004502A
KR950004502A KR1019930013664A KR930013664A KR950004502A KR 950004502 A KR950004502 A KR 950004502A KR 1019930013664 A KR1019930013664 A KR 1019930013664A KR 930013664 A KR930013664 A KR 930013664A KR 950004502 A KR950004502 A KR 950004502A
Authority
KR
South Korea
Prior art keywords
heat sink
metal plate
plastic package
heat
paddle
Prior art date
Application number
KR1019930013664A
Other languages
English (en)
Other versions
KR960000705B1 (ko
Inventor
전흥섭
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019930013664A priority Critical patent/KR960000705B1/ko
Publication of KR950004502A publication Critical patent/KR950004502A/ko
Application granted granted Critical
Publication of KR960000705B1 publication Critical patent/KR960000705B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

본 발명은 방열판을 구비한 플라스틱 패키지에 관한 것으로 방열판 재질의 선택폭을 넓히면서도 방열효과를 극대화 시키기 위하여 반도체칩(1)이 부착고정되는 패들(2a)의 하면에 칩(1)에서 발생되는 열을 리드(2b)를 통하여 방출시키기 위한 절연부재로 이루어지는 방열판(5)이 부착된 방열판을 구비한 플라스틱 패키지를 구성함에 있어서, 상기 방열판(5)의 상, 하부에 열전달을 촉진시키기 위한 금속판(10)(10′)을 각각 부착하여 구성한 것을 특징으로 하고 있으며, 상기 상부 금속판(10)을 패들부(10-1)와 리드부(10-2)로 각각 분할 형성되고, 패들부 금속판(10-1)과 하부 금속판(10′)은 수개의 비어홀(10a)에 의해 상호 연결되어 있다.

Description

방열판을 구비한 플라스틱 패키지
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 의한 방열판을 구비한 플라스틱 패키지의 구조를 보인 종단면도.

Claims (2)

  1. 반도체 칩(1)이 부착 고정되는 패들(2a)의 하면에 칩(1)에서 발생되는 열을 리드(2b)를 통하여 방출시키기 위한 절연부재로 이루어지는 방열판(5)이 부착된 방열판을 구비한 플라스틱 패키지를 구성함에 있어서, 상기 방열판(5)의 상, 하부에열전달을 촉진시키기 위한 금속판(10)(10')을 각각 부착하여 구성한 것을 특징으로 하는 방열판을 구비한 플라스틱 패키지.
  2. 제1항에 있어서, 상기 상부 금속판(10)은 패들부(10-1)와 리드부(10-2)로 각각 분할 형성되고, 패들부 금속판(10-1)과 하부금속판(10')은 수개의 비어홀(10a)에 의해 상호 연결된 것을 특징으로 하는 방열판을 구비한 플라스틱 패키지.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930013664A 1993-07-20 1993-07-20 방열판을 구비한 플라스틱 패키지 KR960000705B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930013664A KR960000705B1 (ko) 1993-07-20 1993-07-20 방열판을 구비한 플라스틱 패키지

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930013664A KR960000705B1 (ko) 1993-07-20 1993-07-20 방열판을 구비한 플라스틱 패키지

Publications (2)

Publication Number Publication Date
KR950004502A true KR950004502A (ko) 1995-02-18
KR960000705B1 KR960000705B1 (ko) 1996-01-11

Family

ID=19359596

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930013664A KR960000705B1 (ko) 1993-07-20 1993-07-20 방열판을 구비한 플라스틱 패키지

Country Status (1)

Country Link
KR (1) KR960000705B1 (ko)

Also Published As

Publication number Publication date
KR960000705B1 (ko) 1996-01-11

Similar Documents

Publication Publication Date Title
KR920018920A (ko) 반도체 장치
KR900019207A (ko) 수지밀봉형 반도체장치
KR970013389A (ko) 반도체장치
KR950024313A (ko) 고 열방출용 반도체 패키지
KR880003427A (ko) 반도체 장치 및 그에 사용되는 리드프레임
KR960026690A (ko) 반도체 패키지
KR970030690A (ko) Bga 반도체 패키지의 열방출 구조
KR970008435A (ko) 반도체장치
KR920010792A (ko) 반도체 장치
KR950004502A (ko) 방열판을 구비한 플라스틱 패키지
KR920015525A (ko) 반도체장치
KR970077569A (ko) 플라스틱 직접 회로 패키지용의 열적으로 향상된 플라스틱 패키지 구조
KR910001949A (ko) 무플래그 리드프레임, 피키지 및 방법
KR950021441A (ko) 반도체 bga(ball grid array) 패키지
KR970030700A (ko) 반도체 패키지의 히트싱크 제조방법 및 그 구조
KR970008518A (ko) 반도체 패키지
KR970024106A (ko) 업셋 조정된 리드 프레임 및 그를 이용한 반도체 칩 패키지
KR890013752A (ko) 반도체장치의 금속제 쉘
KR960019679A (ko) 반도체장치
KR950021478U (ko) 방열판이 부착된 반도체 패키지
KR970008511A (ko) 반도체 패키지
KR960035985A (ko) 반도체 패키지
KR920013848A (ko) 자동차용 교류발전기의 히트싱크(heat sink)
KR970018450A (ko) 히트 싱크(heat sink)를 갖는 볼 그리드 어레이(ball grid array)패키지용 리드 프레임
KR970003887A (ko) 반도체 패키지

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20041220

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee