KR930006549Y1 - 디코더의 검사회로 - Google Patents
디코더의 검사회로 Download PDFInfo
- Publication number
- KR930006549Y1 KR930006549Y1 KR2019900020078U KR900020078U KR930006549Y1 KR 930006549 Y1 KR930006549 Y1 KR 930006549Y1 KR 2019900020078 U KR2019900020078 U KR 2019900020078U KR 900020078 U KR900020078 U KR 900020078U KR 930006549 Y1 KR930006549 Y1 KR 930006549Y1
- Authority
- KR
- South Korea
- Prior art keywords
- output
- decoder
- signal
- gate
- high potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000007689 inspection Methods 0.000 title description 6
- 238000001514 detection method Methods 0.000 claims description 5
- 230000002159 abnormal effect Effects 0.000 claims description 3
- 239000008186 active pharmaceutical agent Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000007547 defect Effects 0.000 description 3
- 241000278713 Theora Species 0.000 description 2
- 230000002950 deficient Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/14—Implementation of control logic, e.g. test mode decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
Claims (1)
- 디코더(1)의 출력단자(Y0,Y1,Y2,Y3)를 노아게이트(I14)의 입력단자에 접속함과 아울러 드레인에 전원(VDD)이 인가되는 엔모스 트랜지스터(N1,N2,N3,N|4)의 게이트에 각기 접속하여, 그 엔모스 트랜지스터(N1,N2,N3,N4)의 소스를 게이트에 전원(VDD)이 인가되는 엔모스 트랜지스터(N12)의 드레인 및 버퍼(I15)의 입력단자에 접속하고, 상기 노아게이트(I14) 및 버퍼(I15)의 출력단자를 오아게이트(I16)의 입력단자에 접속하여, 그 오아게이트(I16)에서 상기 디코더(1)의 정상/비정상 상태를 나타내는 검출신호(DS)가 출력되게 구성한 것을 특징으로 하는 디코더의 검사회로.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900020078U KR930006549Y1 (ko) | 1990-12-17 | 1990-12-17 | 디코더의 검사회로 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900020078U KR930006549Y1 (ko) | 1990-12-17 | 1990-12-17 | 디코더의 검사회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920014059U KR920014059U (ko) | 1992-07-27 |
KR930006549Y1 true KR930006549Y1 (ko) | 1993-09-24 |
Family
ID=19307169
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019900020078U Expired - Lifetime KR930006549Y1 (ko) | 1990-12-17 | 1990-12-17 | 디코더의 검사회로 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930006549Y1 (ko) |
-
1990
- 1990-12-17 KR KR2019900020078U patent/KR930006549Y1/ko not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR920014059U (ko) | 1992-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5343479A (en) | Semiconductor integrated circuit having therein circuit for detecting abnormality of logical levels outputted from input buffers | |
KR930006549Y1 (ko) | 디코더의 검사회로 | |
CA1231758A (en) | Random logic error detecting system for differential logic networks | |
KR0138233B1 (ko) | 마이크로 컨트롤러의 테스트회로 | |
KR0170001B1 (ko) | 레지스터 회로 | |
JP2540765B2 (ja) | 誤動作防止テスト回路 | |
JP2820062B2 (ja) | 半導体集積回路及びこの回路が実装されたプリント基板 | |
US5570036A (en) | CMOS buffer circuit having power-down feature | |
JP2894090B2 (ja) | 半導体装置 | |
KR100286345B1 (ko) | 문턱전압 측정 회로 | |
JP2701780B2 (ja) | 半導体集積回路 | |
JPH04290303A (ja) | ラッチ回路 | |
KR100360149B1 (ko) | 병렬테스트회로 | |
JP2986668B2 (ja) | 半導体集積回路 | |
JP2671547B2 (ja) | Cmosデイジタル集積回路 | |
KR0117120Y1 (ko) | 와이어드 낸드 로직 게이트 회로 | |
KR100210858B1 (ko) | 집적 회로 | |
JPH0658981A (ja) | Cmos集積回路の電流検出回路 | |
KR0117119Y1 (ko) | 와이어드 노아 로직 게이트 회로 | |
JPH0448277A (ja) | 半導体集積回路 | |
KR840001544B1 (ko) | Mos 장치용 테스트 회로 | |
JP3116423B2 (ja) | 出力回路の検査回路 | |
JPH1114707A (ja) | 半導体装置 | |
KR0186073B1 (ko) | 에러 정정 회로 | |
KR0117117Y1 (ko) | 와이어드 오아 로직 게이트 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19901217 |
|
UA0201 | Request for examination |
Patent event date: 19901217 Patent event code: UA02012R01D Comment text: Request for Examination of Application |
|
UG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
UE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event code: UE09021S01D Patent event date: 19930720 |
|
UG1604 | Publication of application |
Patent event code: UG16041S01I Comment text: Decision on Publication of Application Patent event date: 19930831 |
|
E701 | Decision to grant or registration of patent right | ||
UE0701 | Decision of registration |
Patent event date: 19931223 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
REGI | Registration of establishment | ||
UR0701 | Registration of establishment |
Patent event date: 19940203 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19940203 |
|
UR1001 | Payment of annual fee |
Payment date: 19960830 Start annual number: 4 End annual number: 4 |
|
UR1001 | Payment of annual fee |
Payment date: 19970830 Start annual number: 5 End annual number: 5 |
|
UR1001 | Payment of annual fee |
Payment date: 19980901 Start annual number: 6 End annual number: 6 |
|
UR1001 | Payment of annual fee |
Payment date: 19990831 Start annual number: 7 End annual number: 7 |
|
UR1001 | Payment of annual fee |
Payment date: 20000821 Start annual number: 8 End annual number: 8 |
|
UR1001 | Payment of annual fee |
Payment date: 20010817 Start annual number: 9 End annual number: 9 |
|
UR1001 | Payment of annual fee |
Payment date: 20020820 Start annual number: 10 End annual number: 10 |
|
UR1001 | Payment of annual fee |
Payment date: 20030814 Start annual number: 11 End annual number: 11 |
|
UR1001 | Payment of annual fee |
Payment date: 20040820 Start annual number: 12 End annual number: 12 |
|
FPAY | Annual fee payment |
Payment date: 20050822 Year of fee payment: 13 |
|
UR1001 | Payment of annual fee |
Payment date: 20050822 Start annual number: 13 End annual number: 13 |
|
EXPY | Expiration of term | ||
UC1801 | Expiration of term |