KR920702574A - 반도체 집적회로 - Google Patents
반도체 집적회로Info
- Publication number
- KR920702574A KR920702574A KR1019920701065A KR920701065A KR920702574A KR 920702574 A KR920702574 A KR 920702574A KR 1019920701065 A KR1019920701065 A KR 1019920701065A KR 920701065 A KR920701065 A KR 920701065A KR 920702574 A KR920702574 A KR 920702574A
- Authority
- KR
- South Korea
- Prior art keywords
- pulse
- signal
- generating
- circuit
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/15026—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with asynchronously driven series connected output stages
- H03K5/1504—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with asynchronously driven series connected output stages using a chain of active delay devices
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP90-236557 | 1990-09-05 | ||
| JP23655790 | 1990-09-05 | ||
| PCT/JP1991/001181 WO1992004774A1 (fr) | 1990-09-05 | 1991-09-04 | Circuit integre a semiconducteur |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR920702574A true KR920702574A (ko) | 1992-09-04 |
Family
ID=17002413
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019920701065A Ceased KR920702574A (ko) | 1990-09-05 | 1991-09-04 | 반도체 집적회로 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0498895A1 (https=) |
| KR (1) | KR920702574A (https=) |
| WO (1) | WO1992004774A1 (https=) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR960003526B1 (ko) | 1992-10-02 | 1996-03-14 | 삼성전자주식회사 | 반도체 메모리장치 |
| US5430399A (en) * | 1993-04-19 | 1995-07-04 | Sun Microsystems, Inc. | Reset logic circuit and method |
| KR100247923B1 (ko) * | 1997-01-29 | 2000-03-15 | 윤종용 | 스위치신호발생기및이를이용한고속동기형sram |
| RU2186457C2 (ru) * | 2000-05-03 | 2002-07-27 | Открытое акционерное общество "Ракетно-космическая корпорация "Энергия" им.С.П.Королева" | Способ коммутации каналов телеметрических систем с временным разделением каналов и устройство для его осуществления |
| US7355907B2 (en) * | 2005-10-28 | 2008-04-08 | Sony Corporation | Performing read and write operations in the same cycle for an SRAM device |
| US8542050B2 (en) | 2005-10-28 | 2013-09-24 | Sony Corporation | Minimized line skew generator |
| JP2007294108A (ja) * | 2007-08-10 | 2007-11-08 | Ricoh Co Ltd | 半導体集積回路への入力信号の制御方法 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50152649A (https=) * | 1974-05-28 | 1975-12-08 | ||
| US4337525A (en) * | 1979-04-17 | 1982-06-29 | Nippon Electric Co., Ltd. | Asynchronous circuit responsive to changes in logic level |
| JP2557337B2 (ja) * | 1984-05-30 | 1996-11-27 | 三菱電機株式会社 | 半導体記憶装置 |
| JPS61264817A (ja) * | 1985-05-18 | 1986-11-22 | Fujitsu Ltd | クロツク信号発生回路 |
| JPS62188516A (ja) * | 1986-02-14 | 1987-08-18 | Nec Corp | 遅延回路 |
| JPH01241913A (ja) * | 1988-03-23 | 1989-09-26 | Fujitsu Ltd | レーシング防止回路 |
| JPH01300493A (ja) * | 1988-05-27 | 1989-12-04 | Ricoh Co Ltd | 記憶装置 |
| JPH02137189A (ja) * | 1988-11-17 | 1990-05-25 | Hitachi Ltd | メモリ回路およびディジタル装置 |
-
1991
- 1991-09-04 WO PCT/JP1991/001181 patent/WO1992004774A1/ja not_active Ceased
- 1991-09-04 EP EP91915599A patent/EP0498895A1/en not_active Withdrawn
- 1991-09-04 KR KR1019920701065A patent/KR920702574A/ko not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO1992004774A1 (fr) | 1992-03-19 |
| EP0498895A4 (https=) | 1994-02-16 |
| EP0498895A1 (en) | 1992-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0090590A2 (en) | Semiconductor memory device | |
| KR920013462A (ko) | 반도체 기억장치 | |
| KR950034777A (ko) | 반도체 기억장치 | |
| KR960012013A (ko) | 동기형 반도체 기억 장치 | |
| KR890008829A (ko) | 반도체 기억장치 | |
| KR890013648A (ko) | 내부적으로 기입신호발생기능을 갖는 반도체 메모리장치 | |
| KR930010985A (ko) | 저전력 데이타 리텐션 기능을 가지는 반도체 메모리장치 | |
| KR870002582A (ko) | 테스트 패턴 발생회로를 갖는 반도체 기억장치 | |
| KR940010097A (ko) | 반도체 메모리 장치 | |
| KR850003610A (ko) | 반도체 메모리 장치 | |
| EP1026692A3 (en) | Data output buffers in semiconductor memory devices | |
| KR960012002A (ko) | 반도체 메모리와 그 사용방법, 컬럼 디코더 및 화상 프로세서 | |
| KR910001771A (ko) | 반도체 메모리 장치 | |
| KR960042730A (ko) | 반도체기억장치 | |
| KR880008334A (ko) | 고속으로 데이터를 감지하는 방법과 그 다이나믹형 반도체기억장치 | |
| KR960015230A (ko) | 반도체 기억 장치 | |
| KR910015999A (ko) | 반도체 메모리장치 | |
| KR960008849A (ko) | 반도체 기억장치 | |
| KR920702574A (ko) | 반도체 집적회로 | |
| KR920017115A (ko) | 반도체기억장치 | |
| KR930001652B1 (ko) | 반도체 기억장치 | |
| EP0208316A2 (en) | Dynamic memory device | |
| KR100265760B1 (ko) | 직접엑세스모드테스트제어회로를구비하는고속반도체메모리장치및테스트방법 | |
| JP3814381B2 (ja) | 半導体メモリ装置 | |
| KR930001230A (ko) | 반도체 기억장치 및 반도체 집적회로 장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19920506 |
|
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19920506 Comment text: Request for Examination of Application |
|
| PG1501 | Laying open of application | ||
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 19950629 Patent event code: PE09021S01D |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
Patent event date: 19951226 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 19950629 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |