KR920018562A - Reset circuit - Google Patents

Reset circuit Download PDF

Info

Publication number
KR920018562A
KR920018562A KR1019910003613A KR910003613A KR920018562A KR 920018562 A KR920018562 A KR 920018562A KR 1019910003613 A KR1019910003613 A KR 1019910003613A KR 910003613 A KR910003613 A KR 910003613A KR 920018562 A KR920018562 A KR 920018562A
Authority
KR
South Korea
Prior art keywords
power
reset
setting
section
output
Prior art date
Application number
KR1019910003613A
Other languages
Korean (ko)
Other versions
KR930009778B1 (en
Inventor
이계철
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910003613A priority Critical patent/KR930009778B1/en
Publication of KR920018562A publication Critical patent/KR920018562A/en
Application granted granted Critical
Publication of KR930009778B1 publication Critical patent/KR930009778B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Power Sources (AREA)

Abstract

내용 없음No content

Description

리셋회로Reset circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 회로도,3 is a circuit diagram according to the present invention,

제4도는 제3도의 동작타이밍도.4 is an operation timing diagram of FIG.

Claims (1)

리셋회로에 있어서, 전원전압의 변동을 검출하여 출력하는 전원감지부(10)와, 상기 전원전압을 통해 기준값을 형성하는 기준설정부(20)와, 상기 기준설정부(20)의 기준값을 기준으로 상기 전원 감지부(10)의 출력을 상기 기준값과 비교하여 그 값을 로직상태로 출력하는 비교부(30)와, 상기 비교부(30)의 출력을 반전 버퍼링하여 출력하는 버퍼(40)와, 상기 버퍼(40)의 출력을 받아 상승 엣지에서 모노 멀티 바이브레이션 함으로서 전원투입시 리셋구간을 설정하는 전원 투입 리셋구간 설정부(50)와, 상기 버퍼의 출력중 하강엣지에서 모노 멀티 바이브레이션함으로서 전원차단시의 리셋구간을 설정하는 전원차단 리셋구간 설정부(60)와, 상기 전원 투입 리셋구간 설정부(50)의 출력과 상기 전원 차단 리셋구간 설정부(60)의 출력을 논리합하고 반전시켜 전원투입시와 전원차단시에 리셋신호를 출력하는 반전 논리합 수단(70)으로 구성함을 특징으로 하는 리셋회로.In the reset circuit, a power supply detecting unit (10) for detecting and outputting a change in power supply voltage, a reference setting unit (20) for forming a reference value through the power supply voltage, and a reference value of the reference setting unit (20) are referred to. A comparison unit 30 which compares the output of the power detection unit 10 with the reference value and outputs the value in a logic state, a buffer 40 which inverts and buffers the output of the comparison unit 30, and A power supply reset section setting unit 50 for setting a reset section when the power is turned on by receiving the output of the buffer 40 at the rising edge, and turning off the power by mono multi-vibrating at the falling edge of the buffer output; The power-off reset section setting section 60 for setting the reset section at the time, the output of the power-on reset section setting section 50 and the outputs of the power-off reset section setting section 60 and the logic inputs, and invert the power supply. city Reset circuit characterized in that it consists of a reverse-OR means (70) for outputting a reset signal when the power is cut off. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910003613A 1991-03-06 1991-03-06 Resetting circuit KR930009778B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910003613A KR930009778B1 (en) 1991-03-06 1991-03-06 Resetting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910003613A KR930009778B1 (en) 1991-03-06 1991-03-06 Resetting circuit

Publications (2)

Publication Number Publication Date
KR920018562A true KR920018562A (en) 1992-10-22
KR930009778B1 KR930009778B1 (en) 1993-10-11

Family

ID=19311834

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910003613A KR930009778B1 (en) 1991-03-06 1991-03-06 Resetting circuit

Country Status (1)

Country Link
KR (1) KR930009778B1 (en)

Also Published As

Publication number Publication date
KR930009778B1 (en) 1993-10-11

Similar Documents

Publication Publication Date Title
KR950001777A (en) Semiconductor memory
KR880005746A (en) Semiconductor integrated circuit
JPS6470991A (en) Address change detection circuit
KR870007512A (en) Semiconductor integrated circuit with circuit for detecting address signal change
KR970076814A (en) Pulse generation circuit with address transition detection circuit
KR930005033A (en) Nonvolatile Memory Circuit
KR910017768A (en) Logic output control circuit
KR920018562A (en) Reset circuit
KR940012823A (en) Clock signal generation circuit
KR950009400A (en) Input Transition Detection Circuit for Zero-Power Parts
KR890014871A (en) Ignition Signal Detection Circuit
KR100452635B1 (en) Edge detector for detecting change time point of input signal by logic combination of input signal, inversed signal, and delay signal
KR980010443A (en) Voltage level detection circuit
KR970067359A (en) The address transition detection circuit
KR920010298A (en) Pulse on / off time interval measuring circuit and method
KR930024288A (en) Clock Duty Detection and Adjustment Circuit
KR930020440A (en) Input buffer of memory device
KR970007564A (en) Clock Speed Auto Detection Circuit
KR920017354A (en) Pulse generator with edge detection
KR950022084A (en) Pulse Edge Detection Circuit
KR930014071A (en) Interrupt controller
KR960024965A (en) Board failure detection circuit by interrupt
KR930020843A (en) Clock signal selection circuit
KR960038972A (en) Output circuit of sense amplifier
KR960025773A (en) Column Address Strobe Signal Latch-Up Prevention Circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070910

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee