KR920015972A - 고속, 고밀도용의 칩 배치에 대한 전자부품 조립방법 - Google Patents
고속, 고밀도용의 칩 배치에 대한 전자부품 조립방법 Download PDFInfo
- Publication number
- KR920015972A KR920015972A KR1019920000911A KR920000911A KR920015972A KR 920015972 A KR920015972 A KR 920015972A KR 1019920000911 A KR1019920000911 A KR 1019920000911A KR 920000911 A KR920000911 A KR 920000911A KR 920015972 A KR920015972 A KR 920015972A
- Authority
- KR
- South Korea
- Prior art keywords
- substrate
- chip
- edge
- pad
- electronic component
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/467—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing gases, e.g. air
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Supply And Installment Of Electrical Components (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
Claims (18)
- 기판에 에지 실장하기 위한 전자부품이, 활성 주요면 및 상기 활성 주요면과 수직인 기판부착 에지를 가지며, 상기 활성 주요면은 상기 기판 부착 에지보다 큰 면적을 가지는 집적회로 칩과, 상기 기판부착 에지에 인접하게 상기 활성 주요면의 주연부를 따라 놓여진 복수개의 신호 패드를 포함하므로써 상기 패드는 상기 기판부착에지와 평행하게 배치된 상기 기판의 접점 패턴과 전기적 접속을 제공하는 전자부품.
- 제1항에 있어서, 상기 신호 패드가 납을 상기 기판상의 상기 접점 패턴에 직접 접속하기 위해 그 위이 납범프를 갖는 전자부품.
- 제1항에 있어서,상기 집적회로 칩이 메모리 칩인 전자부품.
- 제1항에 있어서, 상기 집적회로 칩이 상기 기판부착 에지상에서 비활성 층을 갖는 다이인 전자부품.
- 제4항에 있어서, 상기 비활성 층이 상기 다이의 각 에지상에 있는 전자부품.
- 제1항에 있어서, 상기 칩과이ㅡ 신호 통신은 상기 활성 주요면상의 상기 신호 패드로 국한되는 전자부품.
- 평평한 표면사이에 복수개의 접점 패턴을 갖는 기판과, 상기 평평한 기판표면에 실장된 복수개의 전자부품을 포함하며, 각각의 상기 부품은 대향된 주요면들 및 대향된 작은 에지들을 가지며, 상기 대향된 주요면들 간의 치수는 실질적으로 상기 대향된 작은 에지들 간의 치수보다 상당히 작으며, 상기 각 부품의 상기 주요면들 중의하나는 활성표면으로서 상기 작은 에지들중의 제1에지에 인접한 신호패드 패턴을 가지며, 상기 각 부품의 상기 작은 제1에지는 상기 평평한 기판표면에 평행하게 고정되며, 상기 신호 패드의 패턴은 상기 평평한 기판표면상의 상기 접점 팬턴중의 하나에 직접 부착되는 전자부품의 조립체.
- 제8항에 있어서, 상기 신호 패드의 패턴은 납범프에 의해 상기 평평한 기판표면상의 상기 접점 패턴에 접속되며, 상기 전자부품은 집적회로 칩인 조립체.
- 제8항에 있어서, 상기 기판과 칩간의 신호 통신은 상기 납범프를 통해 처리되는 조립체.
- 제7항에 있어서, 상기 부품으로부터 열에너지를 전도시키기 위한 냉각수단을 더 포함하는 조립체.
- 제10항에 있어서, 상기 냉각수단은 상기 복수개의 전자부품을 따라 냉각 유체를 흐르게 해주는 유체공급원인 조립체.
- 제10항에 잇어서, 상기 수단이 히트 싱크인 조립체.
- 제7항에 있어서, 상기 전자부품은 집적회로 칩이며,각 칩은 그것의 에지상에 비활성 층을 갖는 조립체.
- 복수개의 전자부품을 상호 접속하는 방법이, 대향된 큰 면적의 주요면 및 상기 주요면의 대응하는 말단부들을 이격시키는 하나의 작은 면적의 장착면을 각기 포함하고, 상기 대응하는 말단부들 간의 거리는 상기 말단부에수직인 상기 주요면의 치수보다 작은 복수개의 집적회로를 칩을 제조하는 단계와, 상기 복수개의 칩상에서, 상기주요면의 제1면상에서 상기 제1주요면의 말단부와 인접하게 복수개의 신호패트를 형성하는 단계와, 복수개의기판패드 패턴을 갖는 기판을 제공하는 단계와, 상기 신호패턴들 상기 기판 패드에 접속시키으로서 상기 각 칩의상기 실장면을 상기 기판에 평행하게 부착하는 단계를 포함함으로서, 고밀도칩 용에 적합한 조립체를 제공하는방법.
- 제14항에 있어서, 상기 칩 제조 단계는 반도체 웨이퍼에서 다이를 잘라내고 상기 다이의 에지를 상기 기판에의 부착단계를 위한 비활성 층으로 도포하는 것을 포함하는 방법.
- 제14항에 있어서, 상기 칩 제조 단계는 상기 신호 패드위에 납범프를 형성하는 것을 포함하는 방법.
- 제16항에 있어서, 상기 칩을 상기 기판에 부착하는 단계는 상기 납펌프를 상기 기판 패드에 납땜하는 것을 포함하는 방법.
- 제 14항에 있어서, 상기 기판에 장착된 칩들을 가로질러 냉각 유체가 흐르게해주는 단계를 더 포함하는 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US645,913 | 1984-08-29 | ||
US07/645,913 US5113314A (en) | 1991-01-24 | 1991-01-24 | High-speed, high-density chip mounting |
Publications (1)
Publication Number | Publication Date |
---|---|
KR920015972A true KR920015972A (ko) | 1992-08-27 |
Family
ID=24590973
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920000911A KR920015972A (ko) | 1991-01-24 | 1992-01-23 | 고속, 고밀도용의 칩 배치에 대한 전자부품 조립방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5113314A (ko) |
JP (1) | JPH07170098A (ko) |
KR (1) | KR920015972A (ko) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5343366A (en) * | 1992-06-24 | 1994-08-30 | International Business Machines Corporation | Packages for stacked integrated circuit chip cubes |
US5455064A (en) * | 1993-11-12 | 1995-10-03 | Fujitsu Limited | Process for fabricating a substrate with thin film capacitor and insulating plug |
US5793116A (en) * | 1996-05-29 | 1998-08-11 | Mcnc | Microelectronic packaging using arched solder columns |
US5903437A (en) * | 1997-01-17 | 1999-05-11 | International Business Machines Corporation | High density edge mounting of chips |
US5990472A (en) * | 1997-09-29 | 1999-11-23 | Mcnc | Microelectronic radiation detectors for detecting and emitting radiation signals |
EP1332654B1 (en) * | 2000-11-10 | 2005-01-12 | Unitive Electronics, Inc. | Methods of positioning components using liquid prime movers and related structures |
US6863209B2 (en) | 2000-12-15 | 2005-03-08 | Unitivie International Limited | Low temperature methods of bonding components |
US7547623B2 (en) * | 2002-06-25 | 2009-06-16 | Unitive International Limited | Methods of forming lead free solder bumps |
WO2004001837A2 (en) * | 2002-06-25 | 2003-12-31 | Unitive International Limited | Methods of forming electronic structures including conductive shunt layers and related structures |
US7531898B2 (en) * | 2002-06-25 | 2009-05-12 | Unitive International Limited | Non-Circular via holes for bumping pads and related structures |
AU2003301632A1 (en) | 2002-10-22 | 2004-05-13 | Unitive International Limited | Stacked electronic structures including offset substrates |
TWI225899B (en) * | 2003-02-18 | 2005-01-01 | Unitive Semiconductor Taiwan C | Etching solution and method for manufacturing conductive bump using the etching solution to selectively remove barrier layer |
US7049216B2 (en) * | 2003-10-14 | 2006-05-23 | Unitive International Limited | Methods of providing solder structures for out plane connections |
US20050104027A1 (en) * | 2003-10-17 | 2005-05-19 | Lazarev Pavel I. | Three-dimensional integrated circuit with integrated heat sinks |
US7358174B2 (en) | 2004-04-13 | 2008-04-15 | Amkor Technology, Inc. | Methods of forming solder bumps on exposed metal pads |
US20060205170A1 (en) * | 2005-03-09 | 2006-09-14 | Rinne Glenn A | Methods of forming self-healing metal-insulator-metal (MIM) structures and related devices |
US7932615B2 (en) * | 2006-02-08 | 2011-04-26 | Amkor Technology, Inc. | Electronic devices including solder bumps on compliant dielectric layers |
US7674701B2 (en) | 2006-02-08 | 2010-03-09 | Amkor Technology, Inc. | Methods of forming metal layers using multi-layer lift-off patterns |
KR101774938B1 (ko) | 2011-08-31 | 2017-09-06 | 삼성전자 주식회사 | 지지대를 갖는 반도체 패키지 및 그 형성 방법 |
CN102623415A (zh) * | 2012-04-19 | 2012-08-01 | 日月光半导体制造股份有限公司 | 半导体封装结构及其制造方法 |
WO2014118044A2 (de) * | 2013-01-31 | 2014-08-07 | Pac Tech - Packaging Technologies Gmbh | Chipanordnung und verfahren zur herstellung einer chipanordnung |
US10566300B2 (en) | 2018-01-22 | 2020-02-18 | Globalfoundries Inc. | Bond pads with surrounding fill lines |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3515949A (en) * | 1967-11-22 | 1970-06-02 | Bunker Ramo | 3-d flatpack module packaging technique |
US3899719A (en) * | 1973-08-30 | 1975-08-12 | Electronic Molding Corp | Integrated circuit panel and dual in-line package for use therewith |
US4059849A (en) * | 1974-12-16 | 1977-11-22 | Westinghouse Electric Corporation | Interconnected module |
US4266282A (en) * | 1979-03-12 | 1981-05-05 | International Business Machines Corporation | Vertical semiconductor integrated circuit chip packaging |
US4399485A (en) * | 1980-03-24 | 1983-08-16 | Ampex Corporation | Air baffle assembly for electronic circuit mounting frame |
US4689719A (en) * | 1980-09-25 | 1987-08-25 | Siemens Aktiengesellschaft | Housing-free vertically insertable single-in-line circuit module |
DE3129134A1 (de) * | 1981-07-23 | 1983-02-03 | Siemens AG, 1000 Berlin und 8000 München | Elektronische bauteile |
US4499524A (en) * | 1983-11-07 | 1985-02-12 | North American Philips Corporation | High value surface mounted capacitor |
US4743868A (en) * | 1985-04-03 | 1988-05-10 | Nippondenso Co., Ltd. | High frequency filter for electric instruments |
KR950006432B1 (ko) * | 1986-02-21 | 1995-06-15 | 가부시기가이샤 히다찌세이사꾸쇼 | 혼성집적회로장치 및 제조방법과 그 제조에 사용하는 리드 프레임 |
US4922378A (en) * | 1986-08-01 | 1990-05-01 | Texas Instruments Incorporated | Baseboard for orthogonal chip mount |
US4730238A (en) * | 1986-10-01 | 1988-03-08 | Gould Inc. | Double sided mounting module for surface mount integrated circuits |
JPS63129652A (ja) * | 1986-11-20 | 1988-06-02 | Toshiba Corp | 半導体装置 |
DE8711105U1 (de) * | 1987-08-14 | 1987-11-26 | Siemens AG, 1000 Berlin und 8000 München | Leiterplatte für die Elektronik |
US5050039A (en) * | 1990-06-26 | 1991-09-17 | Digital Equipment Corporation | Multiple circuit chip mounting and cooling arrangement |
-
1991
- 1991-01-24 US US07/645,913 patent/US5113314A/en not_active Expired - Lifetime
-
1992
- 1992-01-23 KR KR1019920000911A patent/KR920015972A/ko not_active Application Discontinuation
- 1992-01-24 JP JP4034134A patent/JPH07170098A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
US5113314A (en) | 1992-05-12 |
JPH07170098A (ja) | 1995-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920015972A (ko) | 고속, 고밀도용의 칩 배치에 대한 전자부품 조립방법 | |
KR100458832B1 (ko) | 리드리스 칩 캐리어의 설계 및 구조 | |
CN100380657C (zh) | 多配置处理器-存储设备 | |
KR100662218B1 (ko) | 방열기 연결방법 | |
US6317326B1 (en) | Integrated circuit device package and heat dissipation device | |
KR100269528B1 (ko) | 고성능 멀티 칩 모듈 패키지 | |
KR960012397A (ko) | 칩 사이즈 패키지형 반도체 장치의 제조 방법 | |
CA2002213A1 (en) | High Performance Integrated Circuit Chip Package and Method of Making Same | |
JPH1174431A (ja) | フリップチップ型ヒートシンクを取り付けるための溝を備えた半導体ダイ | |
JP2792473B2 (ja) | マルチチップモジュール | |
JP3113005B2 (ja) | キャリアのない集積回路パッケージ | |
JPH09213848A (ja) | 電子部品のヒートシンク | |
KR19990077001A (ko) | 반도체 디바이스 | |
US6627978B2 (en) | Chip package enabling increased input/output density | |
JPH0749804Y2 (ja) | 半導体装置 | |
JPS6211014Y2 (ko) | ||
JPS63289847A (ja) | Lsiパッケ−ジの放熱構造 | |
KR100209761B1 (ko) | 볼 그리드 어레이 패키지 및 그의 제조방법 | |
KR100298691B1 (ko) | 반도체 장치 | |
KR19980056452U (ko) | 고미세형 집적회로의 방열 장치 | |
JPH04162457A (ja) | 混成集積回路装置 | |
US20050094383A1 (en) | Substrate for use in forming electronic package | |
JPH11163230A (ja) | 半導体装置およびその製造方法ならびに実装構造 | |
JPH043505Y2 (ko) | ||
JPS6373653A (ja) | 半導体パツケ−ジの実装構造 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |