KR920007165A - Cmos소자 제조방법 - Google Patents

Cmos소자 제조방법 Download PDF

Info

Publication number
KR920007165A
KR920007165A KR1019900014486A KR900014486A KR920007165A KR 920007165 A KR920007165 A KR 920007165A KR 1019900014486 A KR1019900014486 A KR 1019900014486A KR 900014486 A KR900014486 A KR 900014486A KR 920007165 A KR920007165 A KR 920007165A
Authority
KR
South Korea
Prior art keywords
well
ion implantation
drain
cathode
gate
Prior art date
Application number
KR1019900014486A
Other languages
English (en)
Other versions
KR930008877B1 (ko
Inventor
이창재
Original Assignee
문정환
금성일랙트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일랙트론 주식회사 filed Critical 문정환
Priority to KR1019900014486A priority Critical patent/KR930008877B1/ko
Publication of KR920007165A publication Critical patent/KR920007165A/ko
Application granted granted Critical
Publication of KR930008877B1 publication Critical patent/KR930008877B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

내용 없음

Description

CMOS소자 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명의 공정 단면도.

Claims (3)

  1. N웰 P웰 형성공정을 게이트 형성공정 이전에 진행하지 않고 게이트 형성을 위한 에치후 틸트방식의 이온주입 기술을 이용하여 P웰과 N웰 이온주입을 각각 실시한 다음 소오드/드레인 형성을 위한 이온주입및 어닐링을 각각 실시하므로써 소오드/드레인 영역형성시 N웰 P웰이 함께 형성되도록 함을 특징으로 하는 CMOS소자 제조방법.
  2. 제1항에 있어서, 틸트방식의 이온주입 조건을 조정하여 게이트 밑의 채널영역과 소오드/드레인 영역간의 웰의 농도가 서로 다르게 제어할 수 있음을 특징으로 하는 CMOS 소자 제조방법.
  3. 제1항에 있어서, 틸트방식을 이용한 이온주입시 웰 이온주입은 약 100Kev의 고에너지 상태로하고 소오스/드레인 이온주입은 약 40Kev의 저에너지 상태로 실시함을 특징으로 하는 CMOS 소자 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
KR1019900014486A 1990-09-13 1990-09-13 Cmos 소자 제조방법 KR930008877B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900014486A KR930008877B1 (ko) 1990-09-13 1990-09-13 Cmos 소자 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900014486A KR930008877B1 (ko) 1990-09-13 1990-09-13 Cmos 소자 제조방법

Publications (2)

Publication Number Publication Date
KR920007165A true KR920007165A (ko) 1992-04-28
KR930008877B1 KR930008877B1 (ko) 1993-09-16

Family

ID=19303561

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900014486A KR930008877B1 (ko) 1990-09-13 1990-09-13 Cmos 소자 제조방법

Country Status (1)

Country Link
KR (1) KR930008877B1 (ko)

Also Published As

Publication number Publication date
KR930008877B1 (ko) 1993-09-16

Similar Documents

Publication Publication Date Title
KR920017245A (ko) 반도체장치와 그의 제조방법
KR870000763A (ko) 반도체 장치 및 그 제조방법
HK116194A (en) Method for producing highly integrated circuits of p- and n-channel mos transistors with gate electrodes consisting of a double layer of polysilicon and metal silicide
CA2206346A1 (en) Contoured-tub fermi-threshold field effect transistor and method of forming same
KR970054321A (ko) 반도체 장치 및 집적회로 제조방법
KR950034738A (ko) 박막 트랜지스터의 구조 및 제조방법
KR920007165A (ko) Cmos소자 제조방법
KR930005272A (ko) Ldd형 mos 트랜지스터 및 그의 제조방법
KR920020594A (ko) Ldd 트랜지스터의 구조 및 제조방법
KR920020643A (ko) Di-ldd 제조방법
KR920007213A (ko) 게이트 폴리실리콘을 이용한 채널 임플란트 방법
KR920001742A (ko) 안티 베리드 ldd 접합 형성방법
KR960026459A (ko) 트랜지스터 제조방법
KR920007100A (ko) 엔모오스 제조방법
JPS53139985A (en) Production of mis type transistors
KR930001476A (ko) 트랜지스터 제조 방법
KR950004561A (ko) 스태틱램 및 그 제조방법
KR970053075A (ko) 모스트랜지스터의 제조방법
JPS52100875A (en) Mos transistor
KR920013769A (ko) Ldd 구조의 트랜지스터 제조방법
KR920018980A (ko) P형 채널 mosfet 제조방법
KR950034732A (ko) 마스크롬 제조방법
KR930003292A (ko) 멀티 채널을 갖는 ldd구조의 트랜지스터 제조방법
KR910019204A (ko) 슬롭형 게이트를 이용한 ldd제조방법
KR970052111A (ko) 다중 웰 구조를 가지는 반도체 장치 및 그 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020820

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee