KR910010503A - Column address decoding method - Google Patents
Column address decoding method Download PDFInfo
- Publication number
- KR910010503A KR910010503A KR1019890016969A KR890016969A KR910010503A KR 910010503 A KR910010503 A KR 910010503A KR 1019890016969 A KR1019890016969 A KR 1019890016969A KR 890016969 A KR890016969 A KR 890016969A KR 910010503 A KR910010503 A KR 910010503A
- Authority
- KR
- South Korea
- Prior art keywords
- column address
- switching means
- bit line
- decoding method
- address decoding
- Prior art date
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2도는 본 발명의 컬럼 어드레스 데코딩 방법을 나타낸 데코딩 회로도이다.2 is a decoding circuit diagram illustrating a column address encoding method of the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890016969A KR910010503A (en) | 1989-11-20 | 1989-11-20 | Column address decoding method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890016969A KR910010503A (en) | 1989-11-20 | 1989-11-20 | Column address decoding method |
Publications (1)
Publication Number | Publication Date |
---|---|
KR910010503A true KR910010503A (en) | 1991-06-29 |
Family
ID=67661054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890016969A KR910010503A (en) | 1989-11-20 | 1989-11-20 | Column address decoding method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR910010503A (en) |
-
1989
- 1989-11-20 KR KR1019890016969A patent/KR910010503A/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910007130A (en) | Programmable logic elements and logic blocks for them and methods of defining their functions | |
KR910013283A (en) | Static RAM with Redundancy Structure | |
KR900008526A (en) | Semiconductor memory | |
TW362208B (en) | Display driver | |
KR880014560A (en) | Memory circuit | |
KR860004349A (en) | Process I / O Device of Sequence Controller | |
KR930013999A (en) | Block control circuit of graphic controller | |
KR930005036A (en) | Redundant cell array arrangement method of semiconductor memory device | |
KR910010503A (en) | Column address decoding method | |
KR890012220A (en) | Code conversion circuit | |
JPS6473599A (en) | Storage device | |
SU1564633A1 (en) | Device for addressing immediate-access memory | |
KR920003769A (en) | Surround control circuit | |
KR910001760A (en) | Word Length Conversion Circuit | |
KR960001999A (en) | Memory bank select circuit | |
SU1499354A1 (en) | Device for addressing memory units | |
KR900003746A (en) | Address memory unit | |
KR910010384A (en) | Dot Matrix Control Circuit and Control Method | |
KR850002125A (en) | Combination method of matrix key and data sorter | |
KR980004967A (en) | Static RAM Device with Selectable Length of Input / Output Data | |
JPS6419578A (en) | Memory device | |
KR930001074A (en) | Color conversion circuit of color graphic data | |
KR940012145A (en) | Redundancy Status Decision Circuit of Redundancy System | |
KR970012117A (en) | Programmable counter using Johnson counter | |
KR950010382A (en) | ROM Table Selection Circuit in Variable Length Code Decoder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
SUBM | Submission of document of abandonment before or after decision of registration |