KR930001074A - Color conversion circuit of color graphic data - Google Patents
Color conversion circuit of color graphic data Download PDFInfo
- Publication number
- KR930001074A KR930001074A KR1019910010974A KR910010974A KR930001074A KR 930001074 A KR930001074 A KR 930001074A KR 1019910010974 A KR1019910010974 A KR 1019910010974A KR 910010974 A KR910010974 A KR 910010974A KR 930001074 A KR930001074 A KR 930001074A
- Authority
- KR
- South Korea
- Prior art keywords
- color
- data
- memory
- outputting
- output
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Processing Of Color Television Signals (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제 1 도는 본 발명에 따른 칼라 변환 회로도.1 is a color conversion circuit diagram according to the present invention.
제 2 도는 제 1 도의 레벨 제어기의 구체적 일실시예의 회로도.2 is a circuit diagram of one specific embodiment of the level controller of FIG.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
12 : 복호기 14 : 메모리제어기12: decoder 14: memory controller
16 : 제 1 메모리 18 : 칼라메모리16: first memory 18: color memory
20 : 칼라 레벨 제어기20: color level controller
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910010974A KR930008046B1 (en) | 1991-06-28 | 1991-06-28 | Color converter in color graphic data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910010974A KR930008046B1 (en) | 1991-06-28 | 1991-06-28 | Color converter in color graphic data |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930001074A true KR930001074A (en) | 1993-01-16 |
KR930008046B1 KR930008046B1 (en) | 1993-08-25 |
Family
ID=19316527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910010974A KR930008046B1 (en) | 1991-06-28 | 1991-06-28 | Color converter in color graphic data |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930008046B1 (en) |
-
1991
- 1991-06-28 KR KR1019910010974A patent/KR930008046B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR930008046B1 (en) | 1993-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900015470A (en) | Pitch converter | |
KR860009422A (en) | Memory circuit | |
KR880014560A (en) | Memory circuit | |
KR930001074A (en) | Color conversion circuit of color graphic data | |
KR860006734A (en) | Signal selection circuit | |
US4308526A (en) | Binary to one of N decoder having a true and a complement output | |
KR890012220A (en) | Code conversion circuit | |
SU1564633A1 (en) | Device for addressing immediate-access memory | |
KR910001760A (en) | Word Length Conversion Circuit | |
KR920010468A (en) | Single chip microcomputer and electronic devices embedded therein | |
KR910010503A (en) | Column address decoding method | |
KR940001160A (en) | Signal processing structure to preselect memory address data | |
SU1499354A1 (en) | Device for addressing memory units | |
KR910010299A (en) | Bit operation processing circuit of programmable controller | |
KR940002690A (en) | One-time input / output data recording system | |
KR930018868A (en) | Code generator | |
KR880004687A (en) | Color Interface Circuits for Digital Color Signals | |
KR940013061A (en) | Memory access circuit of time switch | |
KR960033054A (en) | Mute Circuit of Video Signal | |
KR940015801A (en) | Logic Circuit Controls One Data Register Simultaneously in Multiple Blocks | |
KR970055207A (en) | General Purpose Servo Motor Control | |
KR970060160A (en) | One-chip circuit for shock control and graphic control | |
KR910017274A (en) | PC / AT Syringe and Glover Memory Control System | |
KR950012174A (en) | High-speed processing method of direct input / output command of PLC | |
KR920005480A (en) | Standard Mode Presetting System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030730 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |