KR910008561A - 연산처리방법과 연산처리장치 - Google Patents

연산처리방법과 연산처리장치 Download PDF

Info

Publication number
KR910008561A
KR910008561A KR1019900016227A KR900016227A KR910008561A KR 910008561 A KR910008561 A KR 910008561A KR 1019900016227 A KR1019900016227 A KR 1019900016227A KR 900016227 A KR900016227 A KR 900016227A KR 910008561 A KR910008561 A KR 910008561A
Authority
KR
South Korea
Prior art keywords
digit
digits
value
quotient
square root
Prior art date
Application number
KR1019900016227A
Other languages
English (en)
Other versions
KR940010806B1 (ko
Inventor
타카시 다니구찌
Original Assignee
다니이 아끼오
마쯔시다덴기산교 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 다니이 아끼오, 마쯔시다덴기산교 가부시기가이샤 filed Critical 다니이 아끼오
Publication of KR910008561A publication Critical patent/KR910008561A/ko
Application granted granted Critical
Publication of KR940010806B1 publication Critical patent/KR940010806B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values
    • G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/552—Powers or roots, e.g. Pythagorean sums
    • G06F7/5525—Roots or inverse roots of single operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5355—Using iterative approximation not using digit recurrence, e.g. Newton Raphson or Goldschmidt
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5356—Via reciprocal, i.e. calculate reciprocal only, or calculate reciprocal first and then the quotient from the reciprocal and the numerator
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487—Multiplying; Dividing
    • G06F7/4873—Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49952—Sticky bit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49957—Implementation of IEEE-754 Standard

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)

Abstract

내용 없음

Description

연산처리방법과 연산처리장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예의 처리의 순서도.
제2도는 본 발명을 설명하는 수직선도.
제5도는 본발명의 실시예의 승산기의 구성을 도시한 블록도.

Claims (5)

  1. 주어진 값X에 대해서, 함수 F에 의해 Y=F(X)를 참값과의 오차가 최종해에 필요한 최소유효자리수의 2자리수하위의 크기보다 작은 정밀도로 근사해 Ya를 구하는 수단과, 이 근사해Ya를 반올림해서 최종해의 최소 유효자리수보다 1자리수이상 하위이며, 또한 근사해 Ya의 초대오차보다 큰 최소가중치의 자리수의 1자리수이상 상위 자리수까지의 자리수로 표현할 수 있는 가장 가까운 잠정해 Yr을 구하는 수단과, 이 잠정해 Yr로부터 함수 F의 역함수 F-1에 의해 Xr=F-1(Yr)을 구하는 수단과, X와 Xr이 동동할때 첨부자리수 S를 0으로하고, X와 Xr이 다를 경우에는 X와 Xr의 대소관계로부터 참값 Y와 잠정해 Yr의 대소관계를 판단하고, 참값Y가 잠정해 Yr보다 작다고 판단될 경우에 첨부자리수 S를 -1로 하고, 그 이외일때 첨부자리수 S를 1로하고, 상기 잠정해 Yr의 최하위 자리수의 1자리수하위에 상기 첨부자리수 S를 더하고, 소정의 반올림을 행하여 최종해를 구하는 수단을 구비한 것을 특징으로 하는 연산처리방법.
  2. 주어진 정의 값 X와 Y에 대해서 몫 Z=X/Y를 구하는 제산나에 있어서, 참값과의 오차가 최종의 몫에 필요한 최소유효 자리수의 2자리수하위의 크기보다 작은 정밀도로 근사몫Za를 구하는 수단과, 이 근사몫Za를 반올림해서 최종 몫의 초소유효자리수보다 1자리수이상 하위이며, 또한 근사몫Za의 최대오차보다 큰 최소가중치의 자리수의 1자리수이상 상위자리수까지의 자리수로 표현할 수 있는 가장 가까운 잠정 몫Zr을 구하는 수단과, 이 잠정 몫Zr로부터 Y와 Zr의 곱 Xr=YXzr을 구하고, X와 Xr이 동등할 경우에 첨부자리수 S를 0으로하고, X가 Xr보다 작을 경우에 첨부자리수 S를 -1로하고, 그 이외일때 첨부자리수 S를 1로 하고, 상기 잠정몫Zr의 최하위자리수위 1자리수하위에 상기 첨부자리수 S를 더하고, 소정의 반올림을 행해서 최종몫을 구하는 수단을 구비한 것을 특징으로 하는 연산처리방법.
  3. 주어진 값X에 대해서 평방근 Y=X1/2를 구하는 평방근연산에 있어서, 참값과의 오차가 최종평방근에 필요한 최소유효자리수의 2자리수 하위의 크기보다 작은 정밀도로 근사평방근 Ya를 구하는 수단과, 이 근사평반근 Ya를 반올림해서 최종평방근의 최소유효자리수보다 1자리수이상 하위이며, 또한 근사평방근 Ya의 최대오차보다 큰 최소가중치의 자리수의 1자리수 이상 상위자리수까지의 자리수로 표현할 수 있는 가장 가까운 잠정평방근 Yr을 구하는 수단과, 이 잠정평방근 Yr의 평방 Xr=Yr2를 구하고, X와 Xr이 동등할 경우에 첨부자리수 S를 0으로하고, X가 Xr보다 작을 경우에 첨부자리수 S를 -1로 하고, 그 이외일때 첨부자리수 S를 1로하고, 상기 잠정평방근Yr의 최하위 자리수의 1자리수하위에 상기 첨부자리수 S를 더하고, 소정의 반올림을 행해서 최종평방근을 구하는 수단을 구하는 것을 특징으로하는 연산처리방법.
  4. 제1항에 있어서, 근사해 Ya와 잠정해Yr을 역함수 Xr과 주어진 값X와의 차이의 절대치의 최대치가, 주어진 X의 최소유효자리수의 1자리수하위의 자리수의 가중치보다도 작아지도록 구하고, 상기 X의 최소유효자리수의 가중치를 가진 역함수 Xr의 자리수의 1자리수이상 하위자리수의 값을 검사해서, 역함수 Xr과 X와의 대소관계를 판단하고, 참값Y와 잠정해Yr의 대소관계를 판단하는 것을 특징으로하는 연산처리방법.
  5. 피승수와 승수로부터 복수의 부분곱을 생성하는 부분곱 생성수단과, 가수 혹은 그 하위의 일부로부터 부호반전치를 상기 부분곱과 동일한 표현형식으로 생성해서 자리수맞춤하는 감수변환수단과, 상기 부분곱 생성수단에 의해 생성된 부분곱과 상기 감수변환수단에 의해 생성된 감수의 부호반전치를 가산해서 결과를 출력하는 가산수단을 가진 것을 특징으로 하는 연산처리장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900016227A 1989-10-16 1990-10-13 연산처리 방법과 연산처리장치 KR940010806B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1-268447 1989-10-16
JP26844789 1989-10-16

Publications (2)

Publication Number Publication Date
KR910008561A true KR910008561A (ko) 1991-05-31
KR940010806B1 KR940010806B1 (ko) 1994-11-16

Family

ID=17458636

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900016227A KR940010806B1 (ko) 1989-10-16 1990-10-13 연산처리 방법과 연산처리장치

Country Status (5)

Country Link
US (4) US5212661A (ko)
EP (2) EP0424086B1 (ko)
JP (1) JP2938547B2 (ko)
KR (1) KR940010806B1 (ko)
DE (1) DE69030707T2 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100456348B1 (ko) * 2000-10-20 2004-11-09 가부시키 가이샤 닛코 마테리알즈 에폭시수지용 페놀계 경화제 및 그것을 사용한에폭시수지조성물

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2783710B2 (ja) * 1991-10-25 1998-08-06 沖電気工業株式会社 直交変換器
EP0546977A3 (en) * 1991-12-13 1994-10-19 Ibm Method and apparatus for solving numerical problems that use a plurality of processing elements operating in parallel
EP0578950A3 (en) * 1992-07-15 1995-11-22 Ibm Method and apparatus for converting floating-point pixel values to byte pixel values by table lookup
GB9312745D0 (en) * 1993-06-21 1993-08-04 Questech Ltd Accurate digital divider
US5612909A (en) * 1994-09-29 1997-03-18 Intel Corporation Method and apparatus for rounding operands using previous rounding history
US5563818A (en) * 1994-12-12 1996-10-08 International Business Machines Corporation Method and system for performing floating-point division using selected approximation values
US5729481A (en) * 1995-03-31 1998-03-17 International Business Machines Corporation Method and system of rounding for quadratically converging division or square root
US5742537A (en) * 1995-06-30 1998-04-21 Wolrich; Gilbert M. Fast determination of floating point sticky bit from input operands
US5726927A (en) * 1995-09-11 1998-03-10 Digital Equipment Corporation Multiply pipe round adder
US5729485A (en) * 1995-09-11 1998-03-17 Digital Equipment Corporation Fast determination of carry inputs from lower order product for radix-8 odd/even multiplier array
US5764555A (en) * 1996-03-13 1998-06-09 International Business Machines Corporation Method and system of rounding for division or square root: eliminating remainder calculation
EP0837390A1 (en) * 1996-10-18 1998-04-22 Texas Instruments Incorporated Improvements in or relating to microprocessor integrated circuits
US6144980A (en) * 1998-01-28 2000-11-07 Advanced Micro Devices, Inc. Method and apparatus for performing multiple types of multiplication including signed and unsigned multiplication
US6269384B1 (en) 1998-03-27 2001-07-31 Advanced Micro Devices, Inc. Method and apparatus for rounding and normalizing results within a multiplier
US6223198B1 (en) 1998-08-14 2001-04-24 Advanced Micro Devices, Inc. Method and apparatus for multi-function arithmetic
US6115733A (en) * 1997-10-23 2000-09-05 Advanced Micro Devices, Inc. Method and apparatus for calculating reciprocals and reciprocal square roots
US6115732A (en) * 1998-05-08 2000-09-05 Advanced Micro Devices, Inc. Method and apparatus for compressing intermediate products
US6134574A (en) * 1998-05-08 2000-10-17 Advanced Micro Devices, Inc. Method and apparatus for achieving higher frequencies of exactly rounded results
US6289365B1 (en) * 1997-12-09 2001-09-11 Sun Microsystems, Inc. System and method for floating-point computation
US6393554B1 (en) 1998-01-28 2002-05-21 Advanced Micro Devices, Inc. Method and apparatus for performing vector and scalar multiplication and calculating rounded products
US6487575B1 (en) * 1998-08-31 2002-11-26 Advanced Micro Devices, Inc. Early completion of iterative division
US6341300B1 (en) 1999-01-29 2002-01-22 Sun Microsystems, Inc. Parallel fixed point square root and reciprocal square root computation unit in a processor
US6384748B1 (en) 1998-12-21 2002-05-07 Base One International Corporation Method of encoding numeric data and manipulating the same
US6351760B1 (en) 1999-01-29 2002-02-26 Sun Microsystems, Inc. Division unit in a processor using a piece-wise quadratic approximation technique
JP2000260137A (ja) * 1999-03-11 2000-09-22 Fujitsu Ltd 記憶装置
US7031996B2 (en) * 2000-11-02 2006-04-18 Seagate Technology Llc Calculating square root of binary numbers with fixed-point microprocessor
US8015228B2 (en) * 2005-02-16 2011-09-06 Arm Limited Data processing apparatus and method for performing a reciprocal operation on an input value to produce a result value
JP4915454B2 (ja) * 2010-02-24 2012-04-11 Ｎｔｔエレクトロニクス株式会社 演算回路及び方法
US9678714B2 (en) 2014-07-11 2017-06-13 Imagination Technologies Limited Check procedure for floating point operations
US11467805B1 (en) 2020-07-10 2022-10-11 Ali Tasdighi Far Digital approximate multipliers for machine learning and artificial intelligence applications
US11416218B1 (en) 2020-07-10 2022-08-16 Ali Tasdighi Far Digital approximate squarer for machine learning

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3202805A (en) * 1961-10-02 1965-08-24 Bunker Ramo Simultaneous digital multiply-add, multiply-subtract circuit
DE3267489D1 (en) * 1982-02-18 1986-01-02 Itt Ind Gmbh Deutsche Digital parallel calculating circuit for positive and negative binary numbers
JPS61256436A (ja) * 1985-05-10 1986-11-14 Hitachi Ltd 演算装置
US4758972A (en) * 1986-06-02 1988-07-19 Raytheon Company Precision rounding in a floating point arithmetic unit
US4817048A (en) * 1986-08-11 1989-03-28 Amdahl Corporation Divider with quotient digit prediction
JPS6347874A (ja) * 1986-08-16 1988-02-29 Nec Corp 算術演算装置
US4785412A (en) * 1987-07-20 1988-11-15 Control Data Corporation Double precision approximate quotient network
US4878190A (en) * 1988-01-29 1989-10-31 Texas Instruments Incorporated Floating point/integer processor with divide and square root functions
US4928259A (en) * 1988-09-23 1990-05-22 Intel Corporation Sticky bit predictor for floating-point multiplication
EP0394499B1 (en) * 1988-11-04 1997-10-08 Hitachi, Ltd. Apparatus for multiplication, division and extraction of square root
US4969118A (en) * 1989-01-13 1990-11-06 International Business Machines Corporation Floating point unit for calculating A=XY+Z having simultaneous multiply and add
US4941120A (en) * 1989-04-17 1990-07-10 International Business Machines Corporation Floating point normalization and rounding prediction circuit
USH1222H (en) * 1991-12-30 1993-08-03 Apparatus for determining sticky bit value in arithmetic operations

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100456348B1 (ko) * 2000-10-20 2004-11-09 가부시키 가이샤 닛코 마테리알즈 에폭시수지용 페놀계 경화제 및 그것을 사용한에폭시수지조성물

Also Published As

Publication number Publication date
JPH03206557A (ja) 1991-09-09
EP0723218A3 (en) 1996-07-31
US5212661A (en) 1993-05-18
EP0424086B1 (en) 1997-05-14
US5633818A (en) 1997-05-27
US5313415A (en) 1994-05-17
KR940010806B1 (ko) 1994-11-16
DE69030707D1 (de) 1997-06-19
JP2938547B2 (ja) 1999-08-23
EP0723218A2 (en) 1996-07-24
DE69030707T2 (de) 1997-10-02
EP0424086A2 (en) 1991-04-24
EP0424086A3 (en) 1992-09-09
US5434809A (en) 1995-07-18

Similar Documents

Publication Publication Date Title
KR910008561A (ko) 연산처리방법과 연산처리장치
US4823301A (en) Method and circuit for computing reciprocals
KR890012222A (ko) 제산 및 제곱근 계산 기능을 갖고 있는 부동 소숫점/정수 프로세서 및 제산기의 몫의 근사치 끝수 처리 방법
JP2000259394A (ja) 浮動小数点乗算器
EP0103722A2 (en) Multiplying circuit
US5289398A (en) Small-sized low power consumption multiplication processing device with a rounding recording circuit for performing high speed iterative multiplication
Milovanović A note on extraction of orthogonal polynomials from generating function for reciprocal of odd numbers
JPH08314697A (ja) 符号付き／符号なし数兼用乗算器
JPH076024A (ja) 十進数乗算器
JPS58129653A (ja) 乗算方式
JP3071607B2 (ja) 乗算回路
JPS62147526A (ja) 乗算器
JPH0869372A (ja) ２進乗算器
SU748417A1 (ru) Многоканальное цифровое сглаживающее устройство
JPS63225864A (ja) 累積演算器
SU1615710A2 (ru) Устройство дл вычислени функций синуса и косинуса в области Т-изображений
SU714392A1 (ru) Преобразователь двоичного кода в позиционный код другого основани с масштабированием
Jones Babylonian and Greek Astronomy in a Papyrus Concerning Mars.
JP3106767B2 (ja) 乗算方法及び乗算回路
RU2006916C1 (ru) Устройство для вычисления логарифма
RU2109325C1 (ru) Способ сложения-вычитания чисел, кодируемых сигналами, и устройство для его осуществления
SU754415A1 (ru) Устройство для деления двоичных чисел 1
KR970029022A (ko) 두 수의 차로써 표현되는 숫자를 위한 곱셈기
Kendirli Fourier Coefficients of a Class of Eta Quotients of Weight 14 with Level 12
RU2099776C1 (ru) Цифровой сумматор

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061110

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee