KR900702469A - 디스플레이를 위한 페이크아웃(fakeout) 방법 및 회로 - Google Patents

디스플레이를 위한 페이크아웃(fakeout) 방법 및 회로

Info

Publication number
KR900702469A
KR900702469A KR1019900701037A KR900701037A KR900702469A KR 900702469 A KR900702469 A KR 900702469A KR 1019900701037 A KR1019900701037 A KR 1019900701037A KR 900701037 A KR900701037 A KR 900701037A KR 900702469 A KR900702469 A KR 900702469A
Authority
KR
South Korea
Prior art keywords
display
information
controller
video
main
Prior art date
Application number
KR1019900701037A
Other languages
English (en)
Korean (ko)
Inventor
아룬 조하리
테쯔지 오구찌
Original Assignee
원본미기재
칩스 앤드 테크놀로지, 인코포레이티드
아스키 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 원본미기재, 칩스 앤드 테크놀로지, 인코포레이티드, 아스키 코포레이션 filed Critical 원본미기재
Publication of KR900702469A publication Critical patent/KR900702469A/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/147—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
    • G06F3/1475—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels with conversion of CRT control signals to flat panel control signals, e.g. adapting the palette memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)
KR1019900701037A 1988-09-16 1989-09-08 디스플레이를 위한 페이크아웃(fakeout) 방법 및 회로 KR900702469A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US24587488A 1988-09-16 1988-09-16
US245,874 1988-09-16
PCT/US1989/003895 WO1990003011A1 (fr) 1988-09-16 1989-09-08 Procede et circuit pour affichage

Publications (1)

Publication Number Publication Date
KR900702469A true KR900702469A (ko) 1990-12-07

Family

ID=22928448

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900701037A KR900702469A (ko) 1988-09-16 1989-09-08 디스플레이를 위한 페이크아웃(fakeout) 방법 및 회로

Country Status (2)

Country Link
KR (1) KR900702469A (fr)
WO (1) WO1990003011A1 (fr)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61213896A (ja) * 1985-03-19 1986-09-22 株式会社　アスキ− デイスプレイコントロ−ラ
DE3852149T2 (de) * 1987-06-19 1995-04-06 Toshiba Kawasaki Kk Kathodenstrahlröhre-/Plasmaanzeigesteuergerät.

Also Published As

Publication number Publication date
WO1990003011A1 (fr) 1990-03-22

Similar Documents

Publication Publication Date Title
KR830009518A (ko) 병렬처리용(竝列處理用)데이터 처리 시스템
MY108527A (en) Memory cartridge having a multi-memory controller with memory bank switching capabilities and data processing apparatus
KR870003431A (ko) 데이타 처리장치
KR900702469A (ko) 디스플레이를 위한 페이크아웃(fakeout) 방법 및 회로
KR930022863A (ko) 문자 표시 장치
KR840003854A (ko) 상호 변경 가능 인터페이스 회로장치
KR880011664A (ko) 마이크로컴퓨터 시스템
EP0273416A2 (fr) Générateur de signaux d'horloge pour un processeur de signaux vidéo
KR900702500A (ko) 평판 디스플레이 보상방법 및 회로
JPS6147430B2 (fr)
KR920004414B1 (ko) 프로세서와 코프로세서의 프로세서간 통신방식
KR910010286A (ko) 비디오 디스플레이 어뎁터
JPS6466721A (en) Resetting circuit
KR900002629A (ko) 줌기능을 위한 어드레스 발생회로
KR950007608B1 (ko) 램을 이용한 오 에스 디 처리장치
SU1462408A1 (ru) Устройство дл отображени информации на экране телевизионного индикатора
JPS54109331A (en) Character display unit
KR890005605A (ko) 영상장치에서의 스크로울, 팬닝회로
JPH0343792A (ja) 文字表示装置
JPS56153574A (en) Memory device
KR960006365A (ko) 다중접속에 의한 신호 다중화 장치
KR890015591A (ko) 어드레스 제어회로
KR920003129A (ko) 콘트롤 기기 표시 방법 및 장치
JPS6429926A (en) Fifo circuit
JPS6473876A (en) Moving image processor

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid