KR900013722A - 신경 회로망을 이용한 a/d변환기 회로 - Google Patents

신경 회로망을 이용한 a/d변환기 회로 Download PDF

Info

Publication number
KR900013722A
KR900013722A KR1019890001367A KR890001367A KR900013722A KR 900013722 A KR900013722 A KR 900013722A KR 1019890001367 A KR1019890001367 A KR 1019890001367A KR 890001367 A KR890001367 A KR 890001367A KR 900013722 A KR900013722 A KR 900013722A
Authority
KR
South Korea
Prior art keywords
neural network
converter circuit
nmos
input
pmos
Prior art date
Application number
KR1019890001367A
Other languages
English (en)
Other versions
KR920000840B1 (ko
Inventor
정호선
Original Assignee
정호선
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정호선 filed Critical 정호선
Priority to KR1019890001367A priority Critical patent/KR920000840B1/ko
Priority to US07/473,631 priority patent/US5117235A/en
Publication of KR900013722A publication Critical patent/KR900013722A/ko
Application granted granted Critical
Publication of KR920000840B1 publication Critical patent/KR920000840B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/42—Sequential comparisons in series-connected stages with no change in value of analogue signal

Abstract

내용없음

Description

신경 회로망을 이용한 A/D변환기 회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 회로도.
제2도는 제1도의 입출력 파형도.

Claims (1)

  1. 아날로그 입력(VA)과 VDD선의 NMOS와 입력부의 PMOS 와 귀환부분의 NMOS 와 신경 회로망의 기본이 되는 버퍼와 출력측의 인버터를 포함하여 이루어지는 것을 특징으로 하는 신경 회로망을 이용한 A/D변화기회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890001367A 1989-02-02 1989-02-02 신경회로망을 이용한 a/d변환기 회로 KR920000840B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019890001367A KR920000840B1 (ko) 1989-02-02 1989-02-02 신경회로망을 이용한 a/d변환기 회로
US07/473,631 US5117235A (en) 1989-02-02 1990-02-01 Feedback comparison type analog-to-digital converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890001367A KR920000840B1 (ko) 1989-02-02 1989-02-02 신경회로망을 이용한 a/d변환기 회로

Publications (2)

Publication Number Publication Date
KR900013722A true KR900013722A (ko) 1990-09-06
KR920000840B1 KR920000840B1 (ko) 1992-01-30

Family

ID=19283643

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890001367A KR920000840B1 (ko) 1989-02-02 1989-02-02 신경회로망을 이용한 a/d변환기 회로

Country Status (2)

Country Link
US (1) US5117235A (ko)
KR (1) KR920000840B1 (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930009066B1 (ko) * 1990-08-18 1993-09-22 정호선 다층신경회로망 및 그 회로설계방법
JPH0629850A (ja) * 1992-05-11 1994-02-04 Takayama:Kk Ａ／ｄコンバータ
US5327136A (en) * 1992-08-19 1994-07-05 Trw Inc. Asynchronous successive approximation analog-to-digital converter
US5489904A (en) * 1993-09-28 1996-02-06 The Regents Of The University Of California Analog current mode analog/digital converter
GB2543272B (en) * 2015-10-12 2018-04-18 Advanced Risc Mach Ltd An apparatus and method for processing a received input signal containing a sequence of data blocks

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2914108C2 (de) * 1979-04-07 1984-03-08 Deutsche Itt Industries Gmbh, 7800 Freiburg Monolithisch integrierte Schaltungsanordnung für einen Digital-Analog-Wandler
GB2082411B (en) * 1980-08-13 1985-07-10 Hitachi Ltd Parallel comparator and analogue-to-digital converter
US4635038A (en) * 1985-11-08 1987-01-06 Advanced Micro Devices, Inc. CMOS-transistor-based digital-to-analog converter
US4800365A (en) * 1987-06-15 1989-01-24 Burr-Brown Corporation CMOS digital-to-analog converter circuitry
JPS6441526A (en) * 1987-08-08 1989-02-13 Mitsubishi Electric Corp Signal converting circuit
FR2623034B1 (fr) * 1987-11-10 1994-04-08 Thomson Hybrides Microondes Convertisseur analogique-numerique a cascade
US4926180A (en) * 1988-03-25 1990-05-15 Trustees Of Columbia University In The City Of New York Analog to digital conversion using correlated quantization and collective optimization
US4924227A (en) * 1988-12-13 1990-05-08 Analog Devices, Inc. Parallel analog-to-digital converter

Also Published As

Publication number Publication date
US5117235A (en) 1992-05-26
KR920000840B1 (ko) 1992-01-30

Similar Documents

Publication Publication Date Title
KR900013516A (ko) 선경 회로망을 이용한 Associative Memory
KR890009068A (ko) 레벨변환회로
KR910004173A (ko) 치조농루 예방껌
KR920013937A (ko) 반도체집적회로
KR860004352A (ko) 입출력처리용 연산장치
KR890011209A (ko) 듀일 슬로프 파형 발생회로
KR860002187A (ko) 파형정형장치
KR930005365A (ko) 차동, 고속, 저전력의 에미터 정합논리 대상보형 금속산화막반도체(ecl-cmos)변환기
KR910016077A (ko) 반도체집적회로
KR900013387A (ko) 신경회로망을 이용한 4비트 전가산 회로
KR920015364A (ko) 출력 버퍼회로
KR890013109A (ko) 난연성, 열가소성 탄성중합체 조성물
KR900013722A (ko) 신경 회로망을 이용한 a/d변환기 회로
KR930001572A (ko) 노이즈 감소 회로에 사용되는 액티브 필터용 전압-전류 변환 회로
KR900013723A (ko) Most의 디바이스 파라미터(w/l)를 가변한 전병렬형 a/d변환기 회로
KR920020843A (ko) 잡음신호 제거회로
KR880000961A (ko) 영상 기억장치
KR920016951A (ko) 데이타 변환 억세스 회로
KR940015792A (ko) 고속 가산 회로
KR900016857A (ko) 클리어 블루회로
KR890011170A (ko) 바이씨 모스 인버터 회로
KR930003513A (ko) 다력(多力) 발전소(發電所)
KR900013572A (ko) 신경회로망을 이용한 형태 분류기 회로
KR890015500A (ko) 집적화용 지연회로
KR910002133A (ko) 잡음뮤팅 및 정전압 제어회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20051206

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee