KR900011129A - 전압 제어 발진기 - Google Patents

전압 제어 발진기 Download PDF

Info

Publication number
KR900011129A
KR900011129A KR1019880016522A KR880016522A KR900011129A KR 900011129 A KR900011129 A KR 900011129A KR 1019880016522 A KR1019880016522 A KR 1019880016522A KR 880016522 A KR880016522 A KR 880016522A KR 900011129 A KR900011129 A KR 900011129A
Authority
KR
South Korea
Prior art keywords
mos device
voltage
capacitor
channel mos
output
Prior art date
Application number
KR1019880016522A
Other languages
English (en)
Other versions
KR910001048B1 (ko
Inventor
온용호
Original Assignee
안시환
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 안시환, 삼성전자 주식회사 filed Critical 안시환
Priority to KR1019880016522A priority Critical patent/KR910001048B1/ko
Publication of KR900011129A publication Critical patent/KR900011129A/ko
Application granted granted Critical
Publication of KR910001048B1 publication Critical patent/KR910001048B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0231—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

내용 없음

Description

전압 제어 발진기
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 본 발명에 의한 전압제어 발진기의 구조를 나타낸 블럭도, 제5도는 제4도의 주요 부분의 상세 회로도이다.

Claims (2)

  1. 소정의 출력주파수를 갖는 전압(Vo')을 그 양단에 나타내는 캐패시터(C1)와, 이 캐패시터(C1)의 출력전압을 제어전압(Vrf)과 비교하는 비교기(COM)와, 상기한 비교기(COM)의 출력을 지연시키는 지연수단(DEL)과, 이 지연수단(DEL)의 출력레벨에따라 고레벨의 전원전압(Vdd)을 상기한 캐패시터(C1)에 공급하여 충전시키거나 상기한 캐패시터(C1)에 이미 충전되어 있던전압을 저레벨의 전원(Vss)측으로 방전시키는 푸쉬 풀 인버터(PPI)등을 포함하여 구성되는 것을 특징으로 하는 전압제어발진기.
  2. 제1항에 있어서, 상기한 푸쉬 풀 인버터(PPI)가 P채널 MOS소자(MP1)가 N채널 MOS소자(MN1)의 상보형 결합구조로 이루어지며, N채널 MOS소자(MN1)의 상보형 결합구조로 이루어지며, N채널 MOS소자(MN1)의 W/L 게이트비가 P채널 MOS소자(MN1)의 그것보다 크게 형성된 것을 특징으로 하는 전압 제어 발진기.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880016522A 1988-12-12 1988-12-12 전압 제어 발진기 KR910001048B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880016522A KR910001048B1 (ko) 1988-12-12 1988-12-12 전압 제어 발진기

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880016522A KR910001048B1 (ko) 1988-12-12 1988-12-12 전압 제어 발진기

Publications (2)

Publication Number Publication Date
KR900011129A true KR900011129A (ko) 1990-07-11
KR910001048B1 KR910001048B1 (ko) 1991-02-21

Family

ID=19280055

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880016522A KR910001048B1 (ko) 1988-12-12 1988-12-12 전압 제어 발진기

Country Status (1)

Country Link
KR (1) KR910001048B1 (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030072527A (ko) * 2002-03-04 2003-09-15 주식회사 엘지이아이 직류-직류 컨버터의 발진기

Also Published As

Publication number Publication date
KR910001048B1 (ko) 1991-02-21

Similar Documents

Publication Publication Date Title
CA2043610A1 (en) Drive circuit comprising a subsidiary drive circuit
KR970076808A (ko) 레벨 변이 및 전압 보호용 출력 구동 회로
JPS5516539A (en) Level shifter circuit
JPS6437797A (en) Eprom device
KR910015114A (ko) 반도체 디지탈 회로
KR900002558A (ko) 출력회로
KR950007287A (ko) 디지탈 신호 처리용 지연 회로
KR910002127A (ko) 전원절환회로
KR890005995A (ko) 바이폴라-상보형 금속 산화물 반도체 인버터
JPS5489533A (en) Logic circuit
US4370628A (en) Relaxation oscillator including constant current source and latch circuit
US4352996A (en) IGFET Clock generator circuit employing MOS boatstrap capacitive drive
KR880010367A (ko) 출력 회로
KR890011216A (ko) Mos형 집적회로의 전원 재공급회로
JPS59175218A (ja) Ｃｍｏｓインバ−タ
KR900011129A (ko) 전압 제어 발진기
GB1475724A (en) Pulse generator circuits
KR890004495A (ko) 리셋트신호 발생회로
JPS61170129A (ja) 出力インバ−タの貫通電流防止回路
JPS5739566A (en) Semiconductor device
JPS54114056A (en) Ternary logic circuit
KR100211122B1 (ko) 반도체 집적 회로 장치용 발진 회로
RU2085030C1 (ru) Устройство преобразования уровней логических сигналов на кмоп-транзисторах
KR880012012A (ko) 논리회로
JPS6439113A (en) Pulse generating circuit with pulse width varying function

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020107

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee