KR890016774A - 위상동기회로 - Google Patents
위상동기회로 Download PDFInfo
- Publication number
- KR890016774A KR890016774A KR1019890005159A KR890005159A KR890016774A KR 890016774 A KR890016774 A KR 890016774A KR 1019890005159 A KR1019890005159 A KR 1019890005159A KR 890005159 A KR890005159 A KR 890005159A KR 890016774 A KR890016774 A KR 890016774A
- Authority
- KR
- South Korea
- Prior art keywords
- phase
- circuit
- synchronization circuit
- phase synchronization
- arithmetic
- Prior art date
Links
- 230000000737 periodic effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 239000002253 acid Substances 0.000 description 1
- 210000002784 stomach Anatomy 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도 이 발명의 한 실시예에 의한 위산동기회로의 전체회로 구성도. 제 2도는 제 1 도의 위상비교회로(1)의 구체적 회로도.
Claims (1)
- 2개의 주기적 입력신호의 위상차를 반사이클마다 검출하여, 위상차정보를 출력하늘 위상비교회로와. 이 위상비교회로의 출력신호를 기초로하여 위상 제어연산을 행하는 연산회로와, 이 연산회로의 연산결과에 응한 신호를 출력하는 가변 주파수 발진회로와를 구비한 위상 동기회로.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63102012A JP2554705B2 (ja) | 1988-04-25 | 1988-04-25 | 位相同期回路 |
JP63-102012 | 1988-04-25 | ||
JP88-102012 | 1988-04-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890016774A true KR890016774A (ko) | 1989-11-30 |
KR920006439B1 KR920006439B1 (ko) | 1992-08-06 |
Family
ID=14315851
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890005159A KR920006439B1 (ko) | 1988-04-25 | 1989-04-19 | 위상동기회로 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5005141A (ko) |
JP (1) | JP2554705B2 (ko) |
KR (1) | KR920006439B1 (ko) |
DE (1) | DE3912750A1 (ko) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0410712A (ja) * | 1990-04-27 | 1992-01-14 | Shin Kobe Electric Mach Co Ltd | 位相同期制御回路 |
US5396109A (en) * | 1991-09-26 | 1995-03-07 | Olympus Optical Co., Ltd. | Bit clock regenerating circuit and data regenerating method |
FI925870A (fi) * | 1991-12-27 | 1993-06-28 | Mitsubishi Electric Corp | Demodulator med foerdroejd detektering |
US5365182A (en) * | 1993-06-22 | 1994-11-15 | Motorola, Inc. | Method and apparatus for low power clock generation for high speed applications |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS582493B2 (ja) * | 1975-01-14 | 1983-01-17 | 日本電気株式会社 | デイジタルイソウドウキカイロ |
JPS5580061A (en) * | 1978-12-12 | 1980-06-16 | Advantest Corp | Frequency measuring apparatus |
YU40393B (en) * | 1980-06-09 | 1985-12-31 | Iskra | Pll-based clock extractor with code control with a minimized phase jitter and extended locking range |
GB2147123B (en) * | 1983-08-04 | 1987-06-03 | Canon Kk | Motor control device |
SE8403225D0 (sv) * | 1984-06-15 | 1984-06-15 | Asea Ab | Metod for fastlast sampling av en periodisk signal |
US4723216A (en) * | 1985-08-01 | 1988-02-02 | General Electric Company | Digital frequency-locked loop for use with staggered sampling systems |
US4715000A (en) * | 1985-08-06 | 1987-12-22 | General Electric Company | Digital phase-locked loop and frequency measuring device |
US4808884A (en) * | 1985-12-02 | 1989-02-28 | Western Digital Corporation | High order digital phase-locked loop system |
US4807146A (en) * | 1986-02-19 | 1989-02-21 | Louisiana State University | Digital lock-in amplifier |
JPS62247622A (ja) * | 1986-04-18 | 1987-10-28 | Sanyo Electric Co Ltd | 位相同期回路 |
US4672299A (en) * | 1986-05-23 | 1987-06-09 | American Telephone And Telegraph Co. | Clock control circuit for phase control |
US4752748A (en) * | 1987-04-16 | 1988-06-21 | Amdahl Corporation | Intelligent phase-locked loop |
US4847870A (en) * | 1987-11-25 | 1989-07-11 | Siemens Transmission Systems, Inc. | High resolution digital phase-lock loop circuit |
US4864253A (en) * | 1987-12-22 | 1989-09-05 | Siemens Aktiengesellschaft | Phase locked loop wherein phase comparing and filtering are performed by microprocessor |
-
1988
- 1988-04-25 JP JP63102012A patent/JP2554705B2/ja not_active Expired - Lifetime
-
1989
- 1989-04-07 US US07/334,471 patent/US5005141A/en not_active Expired - Lifetime
- 1989-04-19 DE DE3912750A patent/DE3912750A1/de active Granted
- 1989-04-19 KR KR1019890005159A patent/KR920006439B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR920006439B1 (ko) | 1992-08-06 |
JPH01272323A (ja) | 1989-10-31 |
DE3912750A1 (de) | 1989-11-09 |
US5005141A (en) | 1991-04-02 |
JP2554705B2 (ja) | 1996-11-13 |
DE3912750C2 (ko) | 1992-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920022684A (ko) | 고주파 위상 동기 루프용 주파수 제어 발진기 | |
KR910007267A (ko) | 시간축 발생기 회로와 동일 주파수의 2기준 신호 발생 방법 | |
KR890009083A (ko) | 재기동가능한 멀티바이브레이터 | |
KR910001650A (ko) | Vcr의 투헤드 간이 슬로우회로 | |
KR870001520A (ko) | 위상동기 시스템 | |
KR880009473A (ko) | 주파수 변조회로 | |
KR910008964A (ko) | 분할비율이 변화될 수 있는 주파수 분할회로 | |
KR880000880A (ko) | 비 교 기 | |
KR890016774A (ko) | 위상동기회로 | |
KR920020856A (ko) | 동기 클록 발생 회로 | |
KR920702095A (ko) | 2진 정보를 부호화하는 디지탈 회로 | |
KR850003092A (ko) | 동기시스템용 위상검파장치 | |
KR870010690A (ko) | 주파수 이상 검출회로 | |
KR890006072A (ko) | 식별신호를 발생시키는 장치를 가진 텔레비젼수상기의 회로 | |
KR890016746A (ko) | 발진기 동기용 회로장치 | |
KR940012090A (ko) | 클럭분주회로 | |
KR950035095A (ko) | 디지탈 신호의 위상동기 장치 | |
KR880000961A (ko) | 영상 기억장치 | |
KR920011123A (ko) | 에프에스케이 데이타 동기회로 | |
KR950030490A (ko) | 위상조정회로 | |
KR940020680A (ko) | 클럭동기회로 | |
KR870011779A (ko) | 듀얼 스캔 디스플레이 모니터용 수평주파수 조절회로 | |
KR970055549A (ko) | 동기식 카운터회로 | |
KR910021041A (ko) | 위상 동기 출력 검출회로 | |
KR910021112A (ko) | 외부동기 회로를 부가한 crt 콘트롤러 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080721 Year of fee payment: 17 |
|
EXPY | Expiration of term |