KR890008717A - 제곱 연산 장치 - Google Patents

제곱 연산 장치 Download PDF

Info

Publication number
KR890008717A
KR890008717A KR870012280A KR870012280A KR890008717A KR 890008717 A KR890008717 A KR 890008717A KR 870012280 A KR870012280 A KR 870012280A KR 870012280 A KR870012280 A KR 870012280A KR 890008717 A KR890008717 A KR 890008717A
Authority
KR
South Korea
Prior art keywords
input
computing unit
square computing
fets
vin
Prior art date
Application number
KR870012280A
Other languages
English (en)
Other versions
KR900003752B1 (ko
Inventor
한일송
Original Assignee
이우재
한국전기 통신공사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이우재, 한국전기 통신공사 filed Critical 이우재
Priority to KR1019870012280A priority Critical patent/KR900003752B1/ko
Publication of KR890008717A publication Critical patent/KR890008717A/ko
Application granted granted Critical
Publication of KR900003752B1 publication Critical patent/KR900003752B1/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06GANALOGUE COMPUTERS
    • G06G7/00Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/20Arrangements for performing computing operations, e.g. operational amplifiers for evaluating powers, roots, polynomes, mean square values, standard deviation

Abstract

내용 없음

Description

제곱 연산 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명 장치의 회로도.

Claims (1)

  1. 동일한 특성을 갖는 한쌍의 FET(Q1, Q2)의 드레인을 연산증폭기(A)의 입력(-)에 공통 접속하고, FET(Q1, Q2)의 소오스와 게이트를 입력(Vin+,Vin-)에 각각 연결하며, 연산증폭기(A)의 입력(+)은 접지시키되 출력은 궤환소자(R)를 통하여 입력(-)에 연결하여된 제곱 연산 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019870012280A 1987-11-03 1987-11-03 제곱 연산 장치 KR900003752B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870012280A KR900003752B1 (ko) 1987-11-03 1987-11-03 제곱 연산 장치

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870012280A KR900003752B1 (ko) 1987-11-03 1987-11-03 제곱 연산 장치

Publications (2)

Publication Number Publication Date
KR890008717A true KR890008717A (ko) 1989-07-12
KR900003752B1 KR900003752B1 (ko) 1990-05-31

Family

ID=19265718

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870012280A KR900003752B1 (ko) 1987-11-03 1987-11-03 제곱 연산 장치

Country Status (1)

Country Link
KR (1) KR900003752B1 (ko)

Also Published As

Publication number Publication date
KR900003752B1 (ko) 1990-05-31

Similar Documents

Publication Publication Date Title
KR910021122A (ko) 믹서회로
KR900001113A (ko) 대칭 집적 증폭기
KR890012441A (ko) 발 진 기
KR880008518A (ko) 필터장치
KR880004638A (ko) 차동 회로
KR860009428A (ko) 셈플 및 홀드 회로 장치
KR880011996A (ko) 차동증폭기
KR830006994A (ko) 전류형 4차 능동여파기
KR890008717A (ko) 제곱 연산 장치
KR880005741A (ko) 증폭기
KR910021019A (ko) 지연회로
SE7910152L (sv) Transistoranordning
KR920010907A (ko) 자유 전하 회로
KR890010690A (ko) 전 가산기를 이용한 승수회로
KR840000110A (ko) 전력 증폭기
SE8404228L (sv) Telefonkrets
JPS57183119A (en) Schmitt circuit
KR920020502A (ko) 센스 증폭기
SU476664A1 (ru) Регулируемый усилитель
KR900004094A (ko) 전류출력 비교 장치
EP0385018A3 (en) Mos analog amplifier
KR890011200A (ko) 연산 증폭기 회로
KR850000806A (ko) 전계효과 트랜지스터로 구성된 선형 저항기
KR900017300A (ko) 디바이스 동작 보호회로
JPS57141107A (en) Wide-band negative feedback amplifying circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060502

Year of fee payment: 17

LAPS Lapse due to unpaid annual fee