KR890006114A - 회로기판 - Google Patents
회로기판 Download PDFInfo
- Publication number
- KR890006114A KR890006114A KR1019880010943A KR880010943A KR890006114A KR 890006114 A KR890006114 A KR 890006114A KR 1019880010943 A KR1019880010943 A KR 1019880010943A KR 880010943 A KR880010943 A KR 880010943A KR 890006114 A KR890006114 A KR 890006114A
- Authority
- KR
- South Korea
- Prior art keywords
- circuit pattern
- exposed
- circuit board
- electroless plating
- metal lead
- Prior art date
Links
- 239000011347 resin Substances 0.000 claims description 3
- 229920005989 resin Polymers 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims 3
- 238000007772 electroless plating Methods 0.000 claims 2
- 239000000758 substrate Substances 0.000 claims 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Chemically Coating (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 회로기판의 일예로서의 반도체 장치용 패키지의 단면도
제2도는 수지기체와 회로패턴부의 밀착상태를 나타낸 모식도
제3도는 전해동박의 단면의 모식도
Claims (1)
- 금속리드부의 일부가 노출되어 일체적으로 인서트성형 되어있는 수지기체의 표면이 물리적으로 거칠게 되어서 이 수지기체 표면에 입구측이 좁고 안쪽이 넓은 다수의 미세부가 형성되고, 이 미세부가 형성되어 있는 수지기체 표면상에 미세에 무전해 도금금속이 끼어들어가게 하여 회로패턴부가 형성되고, 이 회로패턴부가 상기 금속리드의 노출되어 있는 부분에 상기 무전해 도금에 의해서 전기적으로 도통되어 접속되어 있는 것을 특징으로 하는 회로기판.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP87-222393 | 1987-09-04 | ||
JP62-222393 | 1987-09-04 | ||
JP62222393A JPS6464390A (en) | 1987-09-04 | 1987-09-04 | Circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890006114A true KR890006114A (ko) | 1989-05-18 |
KR910007059B1 KR910007059B1 (ko) | 1991-09-16 |
Family
ID=16781664
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019880010943A KR910007059B1 (ko) | 1987-09-04 | 1988-08-27 | 회로기판 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS6464390A (ko) |
KR (1) | KR910007059B1 (ko) |
-
1987
- 1987-09-04 JP JP62222393A patent/JPS6464390A/ja active Pending
-
1988
- 1988-08-27 KR KR1019880010943A patent/KR910007059B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JPS6464390A (en) | 1989-03-10 |
KR910007059B1 (ko) | 1991-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910008854A (ko) | 전기 또는 전자회로의 성형에 사용되는 세라믹기판 | |
KR870003681A (ko) | 리드(lead)를 갖는 전기부품 | |
KR850001658A (ko) | 인쇄 배선판 | |
KR920001701A (ko) | 반도체 장치 및 그 제조방법 | |
JPS6437032A (en) | Bendable lead frame assembly of integrated circuit and integrated circuit package | |
EP0794572A3 (en) | Electronic component, method for making the same, and lead frame and mold assembly for use therein | |
KR900017449A (ko) | 전자 어셈블리 및 전자 어셈블리를 형성하는 공정 | |
KR870006824A (ko) | 전극 부품을 표면 장착하기 위한 안전형 리드 구조체 | |
KR890702161A (ko) | 집적회로 장치 및 그 제조방법 | |
ATE71237T1 (de) | Bauelement in chip-bauweise zum befestigen auf einer schaltplatte, mit einem elektrischen oder elektronischen funktionskoerper. | |
KR890004595A (ko) | 전자 부품 내장 구조 | |
FR2724054B1 (fr) | Structure de montage de boitier semiconducteur | |
KR880013239A (ko) | 반도체소자의 접속구멍형성 방법 | |
KR900004226A (ko) | 관통공에서 전기적 접속하는 가요성 양면 회로 기판 제조방법 | |
KR910008824A (ko) | 반도체소자패키지 및 반도체소자패키지 탑재배선회로기판 | |
KR890006114A (ko) | 회로기판 | |
GB1363805A (en) | Electrical components particularly semiconductor devices | |
KR880011629A (ko) | 전자시계 | |
KR970024032A (ko) | 인터페이스 조립체를 구비한 유에프비지에이(ufbga) 패키지 | |
KR830009650A (ko) | 반도체 장치 | |
JPS6489350A (en) | Package for containing semiconductor element | |
JPS6489421A (en) | Surface mounting type electronic part and manufacture thereof | |
KR910007214A (ko) | 전기 회로기판 | |
KR890004416A (ko) | 집적 반도체회로 | |
KR970032310A (ko) | 인식마크의 도금불량 방지용 패턴을 구비하는 인쇄회로 기판 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20040910 Year of fee payment: 14 |
|
LAPS | Lapse due to unpaid annual fee |