KR20240169041A - 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법 - Google Patents

절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법 Download PDF

Info

Publication number
KR20240169041A
KR20240169041A KR1020247035694A KR20247035694A KR20240169041A KR 20240169041 A KR20240169041 A KR 20240169041A KR 1020247035694 A KR1020247035694 A KR 1020247035694A KR 20247035694 A KR20247035694 A KR 20247035694A KR 20240169041 A KR20240169041 A KR 20240169041A
Authority
KR
South Korea
Prior art keywords
layer
substrate
piezoelectric
trapping
poi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020247035694A
Other languages
English (en)
Korean (ko)
Inventor
라파엘 칼미로네
프레데릭 알리베르
이사벨 베르트랑
Original Assignee
소이텍
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 소이텍 filed Critical 소이텍
Publication of KR20240169041A publication Critical patent/KR20240169041A/ko
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00Piezoelectric or electrostrictive devices
    • H10N30/704Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings
    • H10N30/706Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings characterised by the underlying bases, e.g. substrates
    • H10N30/708Intermediate layers, e.g. barrier, adhesion or growth control buffer layers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
    • H03H9/02Details
    • H03H9/02535Details of surface acoustic wave devices
    • H03H9/02818Means for compensation or elimination of undesirable effects
    • H03H9/02952Means for compensation or elimination of undesirable effects of parasitic capacitance
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/08Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
    • H03H9/02Details
    • H03H9/02535Details of surface acoustic wave devices
    • H03H9/02543Characteristics of substrate, e.g. cutting angles
    • H03H9/02559Characteristics of substrate, e.g. cutting angles of lithium niobate or lithium-tantalate substrates
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
    • H03H9/02Details
    • H03H9/02535Details of surface acoustic wave devices
    • H03H9/02543Characteristics of substrate, e.g. cutting angles
    • H03H9/02574Characteristics of substrate, e.g. cutting angles of combined substrates, multilayered substrates, piezoelectrical layers on not-piezoelectrical substrate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00Piezoelectric or electrostrictive devices
    • H10N30/01Manufacture or treatment
    • H10N30/07Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
    • H10N30/072Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies
    • H10N30/073Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies by fusion of metals or by adhesives

Landscapes

  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
KR1020247035694A 2022-03-30 2023-03-30 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법 Pending KR20240169041A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR2202900A FR3134238B1 (fr) 2022-03-30 2022-03-30 Substrat piézoélectrique sur isolant (POI) et procédé de fabrication d’un substrat piézoélectrique sur isolant (POI)
FRFR2202900 2022-03-30
PCT/EP2023/058282 WO2023187050A1 (fr) 2022-03-30 2023-03-30 Substrat piézoélectrique sur isolant (poi) et procédé de fabrication d'un substrat piézoélectrique sur isolant (poi)

Publications (1)

Publication Number Publication Date
KR20240169041A true KR20240169041A (ko) 2024-12-02

Family

ID=82385323

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020247035694A Pending KR20240169041A (ko) 2022-03-30 2023-03-30 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법

Country Status (8)

Country Link
US (1) US20250211199A1 (https=)
EP (1) EP4500583A1 (https=)
JP (1) JP2025511052A (https=)
KR (1) KR20240169041A (https=)
CN (1) CN119173996A (https=)
FR (1) FR3134238B1 (https=)
TW (1) TW202404134A (https=)
WO (1) WO2023187050A1 (https=)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9768056B2 (en) * 2013-10-31 2017-09-19 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity SOI wafers with charge trapping layers based on terminated Si deposition
FR3053532B1 (fr) * 2016-06-30 2018-11-16 Soitec Structure hybride pour dispositif a ondes acoustiques de surface

Also Published As

Publication number Publication date
US20250211199A1 (en) 2025-06-26
JP2025511052A (ja) 2025-04-15
TW202404134A (zh) 2024-01-16
FR3134238B1 (fr) 2024-08-23
FR3134238A1 (fr) 2023-10-06
WO2023187050A1 (fr) 2023-10-05
CN119173996A (zh) 2024-12-20
EP4500583A1 (fr) 2025-02-05

Similar Documents

Publication Publication Date Title
KR900003830B1 (ko) 실리콘판 또는 이산화실리콘판의 접착방법
KR100532277B1 (ko) 피형 실리콘 카바이드용 전극
WO2001097282B1 (fr) Procede de fabrication de substrats et substrats obtenus par ce procede
JP7262415B2 (ja) 複合基板およびその製造方法
KR20240169041A (ko) 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법
KR20240167880A (ko) 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법
CN114499432B (zh) 一种异质薄膜衬底、其制备方法和滤波器
JPH0613593A (ja) 半導体基板
KR20100014253A (ko) 화합물 물질 웨이퍼 및 상응하는 화합물 물질 웨이퍼의 제조방법
JP3271389B2 (ja) 静電チャックの使用方法
CN115947299A (zh) 一种表面加工工艺和半导体器件
FR3141590A1 (fr) Substrat piézoélectrique sur isolant (POI) et procédé de fabrication d’un substrat piézoélectrique sur isolant (POI)
EP4609678A1 (fr) Substrat piézoélectrique sur isolant (poi) et procédé de fabrication d'un substrat piézoélectrique sur isolant (poi)
FR3141592A1 (fr) Substrat piézoélectrique sur isolant (POI) et procédé de fabrication d’un substrat piézoélectrique sur isolant (POI)
KR102865994B1 (ko) 커패시터, 커패시터 제조 방법 및 반도체 장치
JP2025511052A5 (https=)
WO2025142238A1 (ja) 複合基板、複合基板の製造方法
CN121793628A (zh) 复合衬底及其制备方法
JPH07297200A (ja) 半導体シリコンウェハおよびこの製造方法
KR20040056226A (ko) 화학 센서용 염화은/은 박막형 기준전극의 제조방법
JPS63222465A (ja) 半導体放射線検出器の製造方法
JPS59111329A (ja) 被着薄膜の製造方法
JPH08167545A (ja) 半導体基板及びその作製法

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20241025

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application