KR20020049956A - Table Device For Loading The Semiconductor Package - Google Patents
Table Device For Loading The Semiconductor Package Download PDFInfo
- Publication number
- KR20020049956A KR20020049956A KR1020000079284A KR20000079284A KR20020049956A KR 20020049956 A KR20020049956 A KR 20020049956A KR 1020000079284 A KR1020000079284 A KR 1020000079284A KR 20000079284 A KR20000079284 A KR 20000079284A KR 20020049956 A KR20020049956 A KR 20020049956A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor package
- loading
- vacuum
- transfer means
- semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67721—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6838—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0756—Stacked arrangements of devices
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
본 발명은 반도체 패키지장치를 절단하여 적재하는 테이블장치에 관한 것으로, 특히, 반도체 전 공정에서 제조된 다수의 반도체 패키지를 쏘잉 머신(Sawing Machine) 등의 절단장치를 통하여 낱개로 절단한 후, 클리닝 및 건조한 반도체패키를 제1,제2적재부를 갖는 적재테이블에 안치시키므로 반도체 패키지를 적재홈에 에러 없이 정확하게 안치시키도록 하는 반도체 패키지 적재테이블장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a table device for cutting and loading a semiconductor package device. In particular, a plurality of semiconductor packages manufactured in the entire semiconductor process are cut individually through a cutting device such as a sawing machine, and then cleaned and The present invention relates to a semiconductor package loading table apparatus for placing a dry semiconductor package on a loading table having first and second loading portions to accurately place a semiconductor package in a loading groove without errors.
일반적으로, 반도체 패키지 장치는 실리콘으로 된 반도체기판 상에 트랜지스터 및 커패시터등과 같은 고집적회로가 형성된 반도체칩(Chip)을 붙인 후에 반도체기판의 상면에 레진수지로 몰딩한 후, 기판의 하면에 리드프레임의 역할을 하는 솔더볼(BGA; Ball Grid Array)을 접착시켜 칩과 통전을 하도록 만든 반도체 패키지를 쏘잉머신을 통하여 낱개로 절단(싱귤레이션 작업 이라함)하도록 한다.In general, a semiconductor package device attaches a semiconductor chip having a high integrated circuit such as a transistor and a capacitor to a semiconductor substrate made of silicon, molds the resin on the upper surface of the semiconductor substrate, and then forms a lead frame on the lower surface of the substrate. By bonding a ball grid array (BGA), which plays the role of a solder ball, a semiconductor package made to conduct electricity with a chip is individually cut through a sawing machine (called a singulation operation).
이와 같이, 반도체 패키지를 절단한 후에 표면에 묻은 이물질을 제거하기 위하여 클리닝 및 드라이 작업을 거쳐서 반도체 패키지를 트레이에 적재하기 위하여 임시로 제품을 적재 하거나 이송하도록 하는 반도체패키지 적재이송장치가 사용된다.As described above, a semiconductor package loading and transferring device is used to temporarily load or transfer a product in order to remove the foreign matter on the surface after cutting the semiconductor package and to load the semiconductor package onto the tray through cleaning and drying operations.
상기 반도체패키지 적재이송장치에는 반도체가 적재되는 적재테이블이 사용되고, 이 적재테이블에는 반도체 패키지를 적재하도록 하는 요홈이 반도체패키지수만큼 형성된 적재판이 구비되어진다. 그리고, 상기 적재판의 저면에는 진공홈을 구비한 보조적재판이 형성되어진다.In the semiconductor package loading and transporting apparatus, a loading table on which a semiconductor is loaded is used, and the loading table is provided with a loading plate on which grooves for loading a semiconductor package are formed by a semiconductor package index. In addition, an auxiliary loading plate having a vacuum groove is formed on the bottom of the loading plate.
상기 반도체 패키지를 낱개로 절단하는 쏘잉머신은 절단날의 두께가 0.1㎜정도 되기 때문에 반도체패키지를 절단한 후에 반도체 패키지와 다른 반도체 패키지키지 사이의 거리가 0.1㎜정도가 된다.Since the sawing machine for cutting the semiconductor package individually has a thickness of about 0.1 mm, the distance between the semiconductor package and another semiconductor package package is about 0.1 mm after cutting the semiconductor package.
그런데, 종래에는 상기 다수의 반도체패키지 들은 한 번에 반도체패키지 이송장치의 진공흡착수단을 집어서 적재테이블의 적재홈에 안착시키게 되는 데, 이 적재홈에는 0.05㎜의 가이드 경사부가 형성되어지고, 이것을 각도로 환산하면 경사각은 1°이하가 된다.However, in the related art, the plurality of semiconductor packages pick up the vacuum suction means of the semiconductor package transfer device at one time and settle them in the loading grooves of the loading table. The loading grooves are formed with a guide inclination of 0.05 mm. In terms of angle, the inclination angle is 1 ° or less.
그러므로, 절단된 반도체 패키지를 적재테이블의 적재홈에 정확하게 안치시키기가 어려워서 자주 에러(Error)가 발생할 뿐만아니라 적재테이블의 적재홈의 가이드경사부를 정확하게 가공하기 어려운 문제점을 지닌다.Therefore, it is difficult to accurately place the cut semiconductor package in the loading groove of the loading table, so that an error occurs frequently and it is difficult to accurately process the guide inclined portion of the loading groove of the loading table.
본 발명은 이러한 점을 감안하여 안출한 것으로서, 반도체 전 공정에서 제조된 다수의 반도체 패키지를 쏘잉 머신(Sawing Machine) 등의 절단장치를 통하여 낱개로 절단한 후, 클리닝 및 건조한 반도체패키지를 제1,제2적재부를 갖는 적재테이블에 안치시키므로 반도체 패키지를 적재홈에 에러 없이 정확하게 안치시키도록 하는 것이 목적이다.The present invention has been made in view of this point, and after cutting a plurality of semiconductor packages manufactured in the entire semiconductor process through a cutting device such as a sawing machine (Sawing Machine) individually, cleaning and drying the semiconductor package 1, It is an object to place a semiconductor package correctly and without error in a loading groove because it is settled in the loading table which has a 2nd loading part.
도 1은 본 발명의 반도체 패키지 적재테이블 장치의 구성을 보인 도면으로써,1 is a view showing the configuration of a semiconductor package stacking table device of the present invention,
(a)는 평면도이고, (b)는 측면도이다.(a) is a top view, (b) is a side view.
도 2는 본 발명의 반도체패키지 적재테이블을 보인 도면으로써,2 is a view showing a semiconductor package loading table of the present invention,
(a)는 적재판의 평면도이고, (b)는 적재판의 단면도이고,(a) is a plan view of the loading plate, (b) is a sectional view of the loading plate,
(c)는 보조판의 평면도이다.(c) is a top view of an auxiliary plate.
도 3은 본 발명의 반도체 패키지 적재테이블의 요부를 상세하게 보인 도면으로써,3 is a view showing in detail the main portion of the semiconductor package mounting table of the present invention,
(a)는 평면도이고, (b)는 단면도이다.(a) is a top view, (b) is sectional drawing.
도 4는 본 발명의 반도체 패키지 이송수단을 보인 도면으로써4 is a view showing a semiconductor package transfer means of the present invention;
(a)는 평면도이고, (b)는 측면도이다.(a) is a top view, (b) is a side view.
도 5는 본 발명의 반도체패키지 이송수단의 진공블럭을 보인 저면도로써,5 is a bottom view showing a vacuum block of the semiconductor package transfer means of the present invention,
(a)는 반도체패키지 적재테이블의 제1적재부에 반도체 패키지를 적재하기 위한 상태를 보인 도면이고,(a) is a view showing a state for loading a semiconductor package in the first loading portion of the semiconductor package loading table,
(b)는 반도체패키지 적재테이블의 제2적재부에 반도체 패키지를 적재하기 위한 상태를 보인 도면이다.(b) shows the state for loading a semiconductor package in the 2nd loading part of a semiconductor package loading table.
도 6은 본 발명의 사용 상태를 다른 구성과 개략적으로 보인 도면이다.6 is a view schematically showing another use configuration of the present invention.
-도면의 주요부분에 대한 부호의 설명-Explanation of symbols on the main parts of the drawing
100 : 드라이장치 200 : 적재이송수단100: dry device 200: loading transfer means
201 : 반도체패키지 적재테이블201: semiconductor package loading table
202 : 적재테이블 안내부재202: loading table guide member
203 : 나사축 206 : 너트부재203: screw shaft 206: nut member
210 : 적재판 211,212 : 적재부210: loading plate 211, 212: loading portion
213 : 볼도피홈 213a : 여유공간부213: Ball Dodgeway 213a: Free Space
214 : 진공통로 215 : 가이드경사부214: vacuum passage 215: guide slope
216 : 체결볼트 220 : 보조판216: fastening bolt 220: auxiliary plate
221 : 진공홈 222 : 진공구멍221: vacuum groove 222: vacuum hole
300 : 반도체패키지 이송수단300: semiconductor package transfer means
310 : 수평이송수단 320 : 수직이송수단310: horizontal transfer means 320: vertical transfer means
330 : 진공흡착수단 331 : 진공블럭330: vacuum suction means 331: vacuum block
332 : 진공통로 333 : 진공흡착패드332: vacuum passage 333: vacuum adsorption pad
334 : 솔더볼도피홈 501 : 양품트레이적재부334: solder ball escape groove 501: good quality tray loading
502 : 불량품트레이적재부502: defective goods tray loading
이러한 목적은, 반도체칩이 형성된 스트립을 절단장치에서 각각의 반도체패키지로 절단하여 진공으로 흡착하여 이송하는 반도체 패키지 이송수단과; 상기 반도체패키지 이송수단에 흡착된 반도체 패키지를 적재하는 적재이송수단과; 상기 적재이송수단에 적재된 반도체패키지를 잡아서 검사장치로 이송하는 제품선별이송수단과; 상기 제품선별이송수단에 양품과 불량품으로 구별된 반도체 패키지를 구별하여 적재하는 양품트레이적재부 및 불량품트레이적재부로 구성된 반도체 패키지 핸들러장치에 있어서, 상기 적재이송수단은, 상기 수평이송수단에 진공 흡착된 다수의 반도체패키지가 일정간격으로 안치되는 제1,제2적재부를 상부면에 각각 형성하는 반도체패키지 적재테이블과; 상기 반도체패키지 적재테이블의 저면으로 연결되어서 고압의 진공을 가하는 복수개의 진공파이프와; 상기 반도체패키지 적재테이블을 저면에서 지지하고 하부에 너트부재를 갖는 이송부와; 상기 너트부재에 체결되어서 수평으로 상기 이송부를 소정의 위치로 이송시키는 나사축과; 상기 나사축을 따라서 이동하는 상기 이송부의 이동을 안내하는 적재테이블 안내부재로 구성된 반도체 패키지 적재테이블 적재장치를 제공함으로써 달성된다.This object includes a semiconductor package transfer means for cutting a strip having a semiconductor chip formed thereon into a semiconductor package in a cutting device, and absorbing and transporting the same by vacuum; Stack transfer means for stacking a semiconductor package adsorbed to the semiconductor package transfer means; A product selection transfer means for catching and transferring the semiconductor package loaded in the load transfer means to an inspection apparatus; A semiconductor package handler device comprising a good quality tray loading portion and a bad quality tray loading portion for discriminating and loading semiconductor packages classified as good or bad from the product selection transferring means, wherein the load transferring means is vacuum-adsorbed by the horizontal transfer means. A semiconductor package stacking table for forming a first and a second stacking portion in which a plurality of semiconductor packages are placed at predetermined intervals, respectively, on an upper surface thereof; A plurality of vacuum pipes connected to the bottom of the semiconductor package loading table to apply a high pressure vacuum; A transfer part supporting the semiconductor package loading table at a bottom thereof and having a nut member at a bottom thereof; A screw shaft which is fastened to the nut member and horizontally conveys the conveying part to a predetermined position; It is achieved by providing a semiconductor package stacking table stacking device composed of a stacking table guide member for guiding movement of the conveying unit moving along the screw shaft.
이하, 첨부한 도면에 의거하여 본 발명의 구성에 대하여 상세히 설명한다.EMBODIMENT OF THE INVENTION Hereinafter, the structure of this invention is demonstrated in detail based on an accompanying drawing.
도 1은 본 발명의 반도체 패키지 적재테이블 장치의 구성을 보인 도면이고, 도 2는 본 발명의 반도체패키지 적재테이블을 보인 도면이며, 도 3은 본 발명의 반도체 패키지 적재테이블의 요부를 상세하게 보인 도면이며, 도 4는 본 발명의 반도체 패키지 이송수단을 보인 도면이고, 도 5는 본 발명의 반도체패키지 이송수단의진공블럭을 보인 저면도이고, 도 6은 본 발명의 사용 상태를 다른 구성과 개략적으로 보인 도면이다.1 is a view showing the configuration of a semiconductor package stacking table apparatus of the present invention, Figure 2 is a view showing a semiconductor package stacking table of the present invention, Figure 3 is a view showing the main portion of the semiconductor package stacking table of the present invention in detail 4 is a view showing a semiconductor package transfer means of the present invention, FIG. 5 is a bottom view showing a vacuum block of the semiconductor package transfer means of the present invention, and FIG. The figure shown.
우선, 본 발명의 구성을 살펴 보면, 반도체칩이 형성된 스트립(A)을 절단장치에서 각각의 반도체패키지(1)로 절단하여 진공으로 흡착하여 이송하는 반도체 패키지 이송수단(300)과; 상기 반도체패키지 이송수단(300)에 흡착된 반도체 패키지를 적재하는 적재이송수단(200)과; 상기 적재이송수단(200)에 적재된 반도체패키지(1)를 잡아서 검사장치로 이송하는 제품선별이송수단(400)과; 상기 제품선별이송수단(400)에 양품과 불량품으로 구별된 반도체 패키지(1)를 구별하여 적재하는 양품트레이적재부(501) 및 불량품트레이적재부(502)로 구성된 반도체 패키지 핸들러장치에 있어서, 상기 적재이송수단(200)은, 상기 수평이송수단(300)에 진공 흡착된 다수의 반도체패키지(1)가 일정간격으로 안치되는 제1,제2적재부(211)(212)를 상부면에 각각 형성하는 반도체패키지 적재테이블(201)과; 상기 반도체패키지 적재테이블(201)의 저면으로 연결되어서 고압의 진공을 가하는 복수개의 진공파이프(230)와; 상기 반도체패키지 적재테이블(201)을 저면에서 지지하고 하부에 너트부재(206)를 갖는 이송부(205)와; 상기 너트부재(206)에 체결되어서 수평으로 상기 이송부(205)를 소정의 위치로 이송시키는 나사축(203)과; 상기 나사축(203)을 따라서 이동하는 상기 이송부(205)의 이동을 안내하는 적재테이블 안내부재(202)로 구성된다.First, looking at the configuration of the present invention, the semiconductor package transfer means 300 for cutting the strip (A) on which the semiconductor chip is formed with each semiconductor package (1) in the cutting device to suck and transport by vacuum; A load transfer means (200) for loading the semiconductor package adsorbed on the semiconductor package transfer means (300); A product selection transfer means (400) for catching and transferring the semiconductor package (1) loaded on the load transfer means (200) to an inspection apparatus; In the semiconductor package handler device comprising a non-defective tray loading unit 501 and a defective tray loading unit 502 for distinguishing and loading the semiconductor package 1 distinguished between good and defective products in the product selection and transfer means 400, Loading transfer means 200, the first and second loading portion 211, 212, each of which a plurality of semiconductor packages (1) vacuum-adsorbed by the horizontal transfer means 300 is placed at a predetermined interval, respectively, on the upper surface A semiconductor package stacking table 201 which is formed; A plurality of vacuum pipes 230 connected to the bottom of the semiconductor package loading table 201 to apply a high pressure vacuum; A transfer part 205 supporting the semiconductor package loading table 201 at a bottom thereof and having a nut member 206 at a bottom thereof; A screw shaft (203) fastened to the nut member (206) to horizontally transfer the conveying portion (205) to a predetermined position; It consists of a loading table guide member 202 for guiding the movement of the transfer unit 205 moving along the screw shaft 203.
그리고, 도 2(a)(b)(c)에 도시된 바와 같이, 상기 반도체패키지 적재테이블(201)은, 상기 반도체 패키지(1)가 안치되는 적재홈(211)과 적재되지 않는 여유공간부(213a)가 각각 교차하여 형성되는 제1,제2적재부(211)(212)를 구비하는 적재판(210)과; 상기 적재판(210)의 저면에 다수의 체결볼트(216)에 의하여 체결 고정되어 상기 진공파이프(230)로 부터 공급되는 진공을 안내하는 진공구멍(222)이 형성된 보조판(220)을 포함하여 이루어진다.As shown in FIGS. 2A, 2B, and 2C, the semiconductor package loading table 201 includes a loading groove 211 in which the semiconductor package 1 is placed and a free space portion not loaded. A stacking plate 210 having first and second stacking portions 211 and 212 formed by crossing 213a, respectively; It comprises a sub-plate 220 is fastened and fixed by a plurality of fastening bolts 216 on the bottom surface of the mounting plate 210 is formed with a vacuum hole 222 for guiding the vacuum supplied from the vacuum pipe 230 .
그리고, 도 3(a)(b)에 도시된 바와 같이, 상기 제1,제2적재부(211)(212)의 적재홈(213)의 중심부분에는 에어가 이동하는 진공통로(214)가 형성되고, 이 적재홈(213)의 가장자리에는 반도체패키지(1)의 안착을 안내하는 가이드경사부(215)가 형성된다.3 (a) and 3 (b), a vacuum passage 214 through which air moves is provided at a central portion of the loading groove 213 of the first and second loading parts 211 and 212. The guide inclined portion 215 is formed at the edge of the loading groove 213 to guide the mounting of the semiconductor package 1.
한편, 상기 가이드경사부(215)는 네 개의 면에 모두 형성되고, 경사각도는, 20 ∼ 40 °인 것이 바람직 하다.On the other hand, the guide inclined portion 215 is formed on all four surfaces, the inclination angle is preferably 20 to 40 °.
상기 적재판(210)과 보조판(210)을 체결하는 체결볼트(216) 대신에 체결나사를 사용할 수도 있다.Fastening screws may be used instead of the fastening bolts 216 for fastening the loading plate 210 and the auxiliary plate 210.
이하, 본 발명의 작용을 상세하게 살펴보도록 한다.Hereinafter, the operation of the present invention will be described in detail.
먼저, 본 발명에 따른 반도체 패키지장치 적재테이블 장치의 사용 상태를 살펴 보게 되면, 도 6에 도시된 바와 같이, 절단장치(미도시)에서 싱귤레이션이 완성된 반도체패키지(1)는 클리닝장치(미도시)에서 클리닝된 후에 드라이장치(100)에서 건조 되어진다.First, referring to the state of use of the semiconductor package apparatus loading table apparatus according to the present invention, as shown in FIG. 6, the semiconductor package 1 in which the singulation is completed in the cutting apparatus (not shown) is a cleaning apparatus (not illustrated). After drying in the drying apparatus 100.
그리고, 상기 드라이장치(100)에서 건조가 완료 되어지면, 반도체패키지 이송수단(300)의 수평이송수단(310)과 수직이송수단(320)에 의하여 수평과 수직으로 이송하는 진공흡착수단(330)에 의하여 싱귤레이션(Singulation)이 완료된 반도체패키지(1)는 흡착되어진다.Then, when drying is completed in the dry apparatus 100, the vacuum adsorption means 330 to transfer horizontally and vertically by the horizontal transfer means 310 and the vertical transfer means 320 of the semiconductor package transfer means 300. As a result, the semiconductor package 1 having completed singulation is adsorbed.
상기 수직이송수단(32)의 저면에는 진공흡착수단(330)이 설치되어져 있으며, 이 진공흡착수단(330)은, 진공블럭(331)이 부착되어져 있으며, 이 진공블럭(331)의 저면에는 진공흡착패드(333)가 흡착되어져 있다.A vacuum suction means 330 is provided on the bottom of the vertical transfer means 32. The vacuum suction means 330 has a vacuum block 331 attached thereto, and a vacuum is provided on the bottom of the vacuum block 331. The suction pad 333 is adsorbed.
상기 진공흡착패드(333)가 반도체 패키지(1)를 부착하여 잡을 때, 상기 솔더볼(2)의 간섭을 피하도록 볼도피홈(334)이 형성되어져 있고, 이 볼도피홈(334)의 중앙에는 진공통로(332)를 형성하여서 반도체패키지(1)를 흡착할 때, 진공이 공급 되어 흡착한다.When the vacuum adsorption pad 333 attaches and grips the semiconductor package 1, a ball escape groove 334 is formed to avoid interference of the solder ball 2, and in the center of the ball escape groove 334. When the vacuum passage 332 is formed to adsorb the semiconductor package 1, a vacuum is supplied and adsorbed.
이와 같이, 상기 반도체패키지 이송수단(300)의 진공흡착패드(333)에 반도체패키지(1)를 흡착시킨 후에 소정의 위치에 있는 적재이송수단(200)으로 이동하도록 한다.As described above, the semiconductor package 1 is absorbed by the vacuum adsorption pad 333 of the semiconductor package transfer means 300 and then moved to the loading transfer means 200 at a predetermined position.
그리고, 상기 진공흡착패드(333)에 흡착된 반도체패키지(1)에 진공을 해제하여서 반도체패키지 적재테이블(201)의 제1적재부(211)의 적재홈(213)에 진공을 가하여 반도체패키지(1)를 흡착하여 고정하도록 한다.Then, the vacuum is released to the semiconductor package 1 adsorbed on the vacuum adsorption pad 333 to apply a vacuum to the loading groove 213 of the first loading portion 211 of the semiconductor package loading table 201 to provide a semiconductor package ( 1) is fixed by adsorption.
그리고, 상기 제1적재부(211)에서 반도체페키지(1)를 흡착한 후에는 상기 반도체패키지 이송수단(300)의 수평이송수단(310)을 수평으로 이동하여서 상기 제2적재부(212)에 진공흡착패드(333)를 위치시키도록 한다.After the semiconductor package 1 is adsorbed by the first loading unit 211, the horizontal transfer unit 310 of the semiconductor package transferring unit 300 is moved horizontally to the second loading unit 212. Position the vacuum adsorption pad 333.
그리고, 상기 진공흡착패드(333)에 진공을 해제하여 반도체패키지(1)가 반도체패키지 적재테이블(201)의 제2적재부(212)의 적재홈(213)에 가하여진 진공에 의하여 흡착되도록 한다.Then, the vacuum is released to the vacuum adsorption pad 333 so that the semiconductor package 1 is adsorbed by the vacuum applied to the loading groove 213 of the second loading part 212 of the semiconductor package loading table 201. .
상기 제1,제2적재부(211)(212)에 가하여진 진공은, 진공파이프(230)를 통하여 진공구멍(222), 진공홈(221) 및 진공통로(214)로 가하여진 진공이 공급되어지게 된다.The vacuum applied to the first and second loading parts 211 and 212 is supplied with the vacuum applied to the vacuum hole 222, the vacuum groove 221, and the vacuum passage 214 through the vacuum pipe 230. Will be.
상기 반도체패키지(1)가 제1,제1적재홈(213)에 안착되어질 때, 상기 가이드경사부(215)가 반도체패키지(1)가 악간 어긋나게 안착되더라도 부드럽게 진입하도록 하는 역할을 하게 된다.When the semiconductor package 1 is seated in the first and first loading grooves 213, the guide inclined portion 215 serves to smoothly enter the semiconductor package 1 even when the semiconductor package 1 is misaligned.
그리고, 종래에 비하여 실제적으로 적재홈(213)의 최대폭이 커지는 효과가 있지만 이웃하는 부분에 여유공간부(213a)가 형성되어서 이웃하는 적재홈(213)이 서로 간섭하는 현상을 방지하게 된다.In addition, compared to the related art, the maximum width of the loading groove 213 is actually increased, but the free space portion 213a is formed in the neighboring portion to prevent the neighboring loading grooves 213 from interfering with each other.
이 것은 본 발명에서 제1,제2적재부(211)(212)가 반도체패키지(1)를 서로 어긋나게 각각 안착할 수 있는 구조를 가지므로 가능하다.This is possible because the first and second loading parts 211 and 212 have a structure in which the semiconductor packages 1 can be mounted to be shifted from each other.
상기 도 3(b)에서 보는 바와 같이, 상기 가이드경사부(215)의 경사각도(α)는 20 ∼ 40 °이므로 반도패키지(1)가 적재홈(213)에 부드럽게 안착하는 것이 가능하다.As shown in FIG. 3 (b), the inclination angle α of the guide inclined portion 215 is 20 to 40 °, so that the peninsula package 1 may be gently seated in the loading groove 213.
상기 적재홈(213)에 반도체패키지(1)가 안착되는 경우, 솔더볼(2)이 상측으로 돌출된 상태로 안착되고, 상기 반도체패키지(1)의 저면부분은 적재홈(213)에 약간 돌출된 부분인 접촉면부(217)에 접촉되면서 진공압력이 반도체 패키지(1)의 저면에 효과적으로 가하여지게 된다,When the semiconductor package 1 is seated in the loading groove 213, the solder ball 2 is seated in a state of protruding upward, and a bottom portion of the semiconductor package 1 slightly protrudes from the loading groove 213. The vacuum pressure is effectively applied to the bottom surface of the semiconductor package 1 while being in contact with the contact surface portion 217 which is a part.
이와 같은 상태에서, 상기 반도체패키지 적재테이블(201)에 안치된 반도체패키지(1)를 상기 제품선별이송수단(400)에서 집어서 비젼검사장치(미도시)에서 제품을 검사한 후에 양품은 양품 트레이적재부(501)에 불량은 불량품 적재트레이부(502)에 각각 안치하도록 한다.In such a state, after the semiconductor package 1 placed on the semiconductor package loading table 201 is picked up by the product selection transfer means 400 and the product is inspected by a vision inspection device (not shown), a good product is a good quality tray. The defects in the stacking portion 501 are settled in the defective stacking tray portion 502, respectively.
따라서, 상기한 바와 같이, 본 발명에 따른 반도체패키지 적재테이블 장치를 사용하게 되면, 반도체 전 공정에서 제조된 다수의 반도체 패키지를 쏘잉 머신(Sawing Machine) 등의 절단장치를 통하여 낱개로 절단한 후, 클리닝 및 건조한 반도체패키를 가이드경사부를 갖는 적재테이블의 제1,제2적재부에 각각 안치시키므로 반도체 패키지를 적재홈에 에러 없이 정확하게 안치시켜서 반도체패키지 공급 불량률을 현저하게 줄이도록 하는 매우 유용하고 효과적인 발명이다.Therefore, as described above, when using the semiconductor package loading table apparatus according to the present invention, after cutting a plurality of semiconductor packages manufactured in the entire semiconductor process individually through a cutting device such as a sawing machine (Sawing Machine), Very useful and effective invention to clean and dry the semiconductor package in the first and second loading parts of the loading table having the guide inclination, respectively, to accurately place the semiconductor package in the loading groove without error and to significantly reduce the failure rate of the semiconductor package supply. to be.
Claims (5)
Priority Applications (11)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2000-0079284A KR100396982B1 (en) | 2000-12-20 | 2000-12-20 | Table Device For Loading The Semiconductor Package |
| GB0107260A GB2370411B (en) | 2000-12-20 | 2001-03-22 | Handler system for cutting a semiconductor package device |
| CNB011095148A CN1208824C (en) | 2000-12-20 | 2001-03-29 | Processing system for cutting semiconductor packing device |
| IT2001TO000347A ITTO20010347A1 (en) | 2000-12-20 | 2001-04-11 | MANIPULATOR SYSTEM TO CUT AN ENCLOSURE DEVICE FOR SEMICONDUCTORS. |
| US09/834,557 US6446354B1 (en) | 2000-12-20 | 2001-04-13 | Handler system for cutting a semiconductor package device |
| SG200503722A SG129308A1 (en) | 2000-12-20 | 2001-04-20 | Handler system for cutting a semiconductor packagedevice |
| SG200102266A SG98444A1 (en) | 2000-12-20 | 2001-04-20 | Handler system for cutting a semiconductor package device |
| JP2001129146A JP3699661B2 (en) | 2000-12-20 | 2001-04-26 | Handler system for cutting semiconductor package equipment |
| TW090112356A TW495866B (en) | 2000-12-20 | 2001-05-23 | Handler system for cutting a semiconductor package device |
| HK03100353.8A HK1048196B (en) | 2000-12-20 | 2003-01-15 | Handler system for cutting a semiconductor package device |
| HK06112371A HK1091947A1 (en) | 2000-12-20 | 2006-11-10 | Semiconductor package-loading table and semiconductor package handler comprising the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2000-0079284A KR100396982B1 (en) | 2000-12-20 | 2000-12-20 | Table Device For Loading The Semiconductor Package |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20020049956A true KR20020049956A (en) | 2002-06-26 |
| KR100396982B1 KR100396982B1 (en) | 2003-09-02 |
Family
ID=27683900
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR10-2000-0079284A KR100396982B1 (en) | 2000-12-20 | 2000-12-20 | Table Device For Loading The Semiconductor Package |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100396982B1 (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100761310B1 (en) * | 2006-02-01 | 2007-09-27 | (주)테크윙 | Sorting table apparatus for test handler |
| KR100814448B1 (en) * | 2003-12-12 | 2008-03-17 | 한미반도체 주식회사 | dry system of semiconductor package |
| KR100920934B1 (en) * | 2007-07-10 | 2009-10-12 | 한미반도체 주식회사 | Table for Seating Semiconductor Packages |
| KR102193675B1 (en) * | 2019-07-10 | 2020-12-21 | ㈜토니텍 | Turntable for transporting semiconductor packages |
| KR102257072B1 (en) * | 2020-01-31 | 2021-05-27 | 주식회사 포스텔 | Processing method of stack board and stack board for semiconductor package settling |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101578599B1 (en) | 2014-03-19 | 2015-12-17 | 세메스 주식회사 | Table for receiving semiconductor devices |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0964067A (en) * | 1995-08-29 | 1997-03-07 | Rohm Co Ltd | Supplying apparatus for semiconductor chip to work |
| KR100245552B1 (en) * | 1997-06-09 | 2000-02-15 | 곽노권 | A equipment for manufacturing a semiconductor of an off-loader |
| JPH11274202A (en) * | 1998-03-24 | 1999-10-08 | Fuji Xerox Co Ltd | Bump forming device and chip tray used in bump formation |
| KR20000047308A (en) * | 1998-12-31 | 2000-07-25 | 곽노권 | Singularization of semiconductor package and loading system |
-
2000
- 2000-12-20 KR KR10-2000-0079284A patent/KR100396982B1/en active IP Right Review Request
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100814448B1 (en) * | 2003-12-12 | 2008-03-17 | 한미반도체 주식회사 | dry system of semiconductor package |
| KR100761310B1 (en) * | 2006-02-01 | 2007-09-27 | (주)테크윙 | Sorting table apparatus for test handler |
| KR100920934B1 (en) * | 2007-07-10 | 2009-10-12 | 한미반도체 주식회사 | Table for Seating Semiconductor Packages |
| KR102193675B1 (en) * | 2019-07-10 | 2020-12-21 | ㈜토니텍 | Turntable for transporting semiconductor packages |
| KR102257072B1 (en) * | 2020-01-31 | 2021-05-27 | 주식회사 포스텔 | Processing method of stack board and stack board for semiconductor package settling |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100396982B1 (en) | 2003-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20060056955A1 (en) | Sawing and sorting system | |
| KR100476591B1 (en) | Wafer table, apparatus for sawing wafer and attaching semiconductor device and apparaus for sawing wafer and sorting semiconductor device using the same | |
| KR100385876B1 (en) | Handler System For Cutting The Semiconductor Device | |
| KR101120938B1 (en) | Handling system for inspecting and sorting electronic components | |
| KR102019377B1 (en) | Sawing Apparatus of Semiconductor Materials | |
| KR20080074530A (en) | Sawing and handling apparatus for semiconductor package | |
| KR100982478B1 (en) | A sawing and sorting system for semiconducdtor package | |
| KR102182956B1 (en) | Cutting apparatus and method of conveying a semiconductor package | |
| KR100497506B1 (en) | Apparatus for Sawing Semiconductor Strip and Apparatus for Singulation of Semiconductor Package Having the Same | |
| KR100396982B1 (en) | Table Device For Loading The Semiconductor Package | |
| KR20050063359A (en) | Transfer mechanism and transfer method of semiconductor package | |
| KR100854436B1 (en) | Handling Apparatus for Semiconductor Package | |
| KR100645897B1 (en) | Sawing sorter system of bga package and method of the same thereby | |
| KR100814890B1 (en) | A manufacturing device and a system for manufacturing the semiconductor strip thereof | |
| JP2011181936A (en) | Method for manufacturing semiconductor device | |
| KR200304725Y1 (en) | Tray feeder for semiconductor package | |
| KR101712075B1 (en) | Turn-table apparatus for sawing and sorting system | |
| JP5507725B2 (en) | Manufacturing method of semiconductor device | |
| KR20060107085A (en) | Pickup system and pickup method of semiconductor package | |
| TWI836770B (en) | Sorting apparatus for semiconductor package and method thereof | |
| JP7068409B2 (en) | Cutting equipment and manufacturing method of cut products | |
| KR20050058554A (en) | Transfer mechanism of semiconductor package | |
| KR100440780B1 (en) | Apparatus placing electronic part on tray | |
| JP4984332B2 (en) | IC package board inspection equipment | |
| KR200436587Y1 (en) | transfer mechanism of semiconductor package |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| J204 | Request for invalidation trial [patent] | ||
| J301 | Trial decision |
Free format text: TRIAL DECISION FOR INVALIDATION REQUESTED 20111108 Effective date: 20120824 |
|
| J2X1 | Appeal (before the patent court) |
Free format text: INVALIDATION |
|
| J302 | Written judgement (patent court) |
Free format text: JUDGMENT (PATENT COURT) FOR INVALIDATION REQUESTED 20120925 Effective date: 20130405 |
|
| FPAY | Annual fee payment |
Payment date: 20130802 Year of fee payment: 11 |
|
| FPAY | Annual fee payment |
Payment date: 20140725 Year of fee payment: 12 |
|
| FPAY | Annual fee payment |
Payment date: 20150730 Year of fee payment: 13 |
|
| FPAY | Annual fee payment |
Payment date: 20160801 Year of fee payment: 14 |
|
| FPAY | Annual fee payment |
Payment date: 20190725 Year of fee payment: 17 |