KR102851760B1 - 에칭 방법 및 기판 처리 장치 - Google Patents
에칭 방법 및 기판 처리 장치Info
- Publication number
- KR102851760B1 KR102851760B1 KR1020200097314A KR20200097314A KR102851760B1 KR 102851760 B1 KR102851760 B1 KR 102851760B1 KR 1020200097314 A KR1020200097314 A KR 1020200097314A KR 20200097314 A KR20200097314 A KR 20200097314A KR 102851760 B1 KR102851760 B1 KR 102851760B1
- Authority
- KR
- South Korea
- Prior art keywords
- base layer
- gas
- etching
- silicon oxide
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
- H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
-
- H01L21/31116—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/30—Electron-beam or ion-beam tubes for localised treatment of objects
- H01J37/305—Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating, or etching
- H01J37/3053—Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating, or etching for evaporating or etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/30—Electron-beam or ion-beam tubes for localised treatment of objects
- H01J37/305—Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating, or etching
- H01J37/3053—Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating, or etching for evaporating or etching
- H01J37/3056—Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating, or etching for evaporating or etching for microworking, e. g. etching of gratings or trimming of electrical components
-
- H01L21/02164—
-
- H01L21/31144—
-
- H01L21/67069—
-
- H01L21/76802—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/69215—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/71—Etching of wafers, substrates or parts of devices using masks for conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/73—Etching of wafers, substrates or parts of devices using masks for insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/04—Apparatus for manufacture or treatment
- H10P72/0402—Apparatus for fluid treatment
- H10P72/0418—Apparatus for fluid treatment for etching
- H10P72/0421—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/06—Apparatus for monitoring, sorting, marking, testing or measuring
- H10P72/0604—Process monitoring, e.g. flow or thickness monitoring
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/50—EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP-P-2019-148132 | 2019-08-09 | ||
| JP2019148132A JP7193428B2 (ja) | 2019-08-09 | 2019-08-09 | エッチング方法及び基板処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20210018119A KR20210018119A (ko) | 2021-02-17 |
| KR102851760B1 true KR102851760B1 (ko) | 2025-08-27 |
Family
ID=74357638
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020200097314A Active KR102851760B1 (ko) | 2019-08-09 | 2020-08-04 | 에칭 방법 및 기판 처리 장치 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US11121000B2 (https=) |
| JP (1) | JP7193428B2 (https=) |
| KR (1) | KR102851760B1 (https=) |
| CN (1) | CN112349585B (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7193428B2 (ja) * | 2019-08-09 | 2022-12-20 | 東京エレクトロン株式会社 | エッチング方法及び基板処理装置 |
| US11756785B2 (en) * | 2021-08-20 | 2023-09-12 | Applied Materials, Inc. | Molecular layer deposition contact landing protection for 3D NAND |
| US12224177B2 (en) * | 2022-02-08 | 2025-02-11 | American Air Liquide, Inc. | Method of running an etch process in higher selectivity to mask and polymer regime by using a cyclic etch process |
| WO2025182550A1 (ja) * | 2024-02-28 | 2025-09-04 | 東京エレクトロン株式会社 | エッチング方法及びエッチング装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021028959A (ja) | 2019-08-09 | 2021-02-25 | 東京エレクトロン株式会社 | エッチング方法及び基板処理装置 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2944185B2 (ja) * | 1990-10-16 | 1999-08-30 | 沖電気工業株式会社 | コンタクトエッチング方法 |
| US6083845A (en) * | 1999-02-23 | 2000-07-04 | United Microelectronics Corp. | Etching method |
| KR20010004177A (ko) * | 1999-06-28 | 2001-01-15 | 김영환 | 반도체소자 제조방법 |
| KR100327346B1 (ko) * | 1999-07-20 | 2002-03-06 | 윤종용 | 선택적 폴리머 증착을 이용한 플라즈마 식각방법 및 이를이용한 콘택홀 형성방법 |
| JP4578893B2 (ja) * | 2004-08-20 | 2010-11-10 | 住友精密工業株式会社 | シリコン材のプラズマエッチング方法及びプラズマエッチング装置 |
| CN101295643B (zh) * | 2007-04-24 | 2010-05-19 | 中芯国际集成电路制造(上海)有限公司 | 通孔刻蚀方法及通孔掩膜 |
| US9384992B2 (en) * | 2012-02-09 | 2016-07-05 | Tokyo Electron Limited | Plasma processing method |
| JP2014003085A (ja) * | 2012-06-15 | 2014-01-09 | Tokyo Electron Ltd | プラズマエッチング方法及びプラズマ処理装置 |
| JP6267953B2 (ja) * | 2013-12-19 | 2018-01-24 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
| JP6339963B2 (ja) * | 2015-04-06 | 2018-06-06 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6820730B2 (ja) * | 2016-12-02 | 2021-01-27 | 東京エレクトロン株式会社 | エッチング方法及びプラズマ処理装置 |
| JP7137913B2 (ja) | 2017-06-23 | 2022-09-15 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| JP7069605B2 (ja) * | 2017-08-29 | 2022-05-18 | 富士電機株式会社 | 半導体装置の製造方法 |
-
2019
- 2019-08-09 JP JP2019148132A patent/JP7193428B2/ja active Active
-
2020
- 2020-08-03 US US16/983,229 patent/US11121000B2/en active Active
- 2020-08-04 KR KR1020200097314A patent/KR102851760B1/ko active Active
- 2020-08-06 CN CN202010781745.1A patent/CN112349585B/zh active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021028959A (ja) | 2019-08-09 | 2021-02-25 | 東京エレクトロン株式会社 | エッチング方法及び基板処理装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US11121000B2 (en) | 2021-09-14 |
| KR20210018119A (ko) | 2021-02-17 |
| US20210043461A1 (en) | 2021-02-11 |
| CN112349585A (zh) | 2021-02-09 |
| CN112349585B (zh) | 2025-10-03 |
| JP7193428B2 (ja) | 2022-12-20 |
| JP2021028959A (ja) | 2021-02-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102815326B1 (ko) | 기판 처리 방법 및 기판 처리 장치 | |
| US10720337B2 (en) | Pre-cleaning for etching of dielectric materials | |
| KR102851760B1 (ko) | 에칭 방법 및 기판 처리 장치 | |
| US8765574B2 (en) | Dry etch process | |
| US9287134B2 (en) | Titanium oxide etch | |
| KR102358732B1 (ko) | 플라즈마 에칭 방법 및 플라즈마 에칭 장치 | |
| US20210134604A1 (en) | Etching method | |
| US9607811B2 (en) | Workpiece processing method | |
| JP2022506456A (ja) | エッチング層をエッチングするための方法 | |
| US20200381263A1 (en) | Method of processing target object | |
| KR20140082781A (ko) | 준안정 수소 종단을 통한 실리콘의 선택적인 에칭 | |
| US9418863B2 (en) | Method for etching etching target layer | |
| US8673789B2 (en) | Method for fabricating carbon hard mask and method for fabricating patterns of semiconductor device using the same | |
| US12198937B2 (en) | Etching method and plasma processing apparatus | |
| US10811274B2 (en) | Etching method and plasma processing apparatus | |
| KR102461750B1 (ko) | 피처리체를 처리하는 방법 | |
| US20220246440A1 (en) | Substrate processing method and substrate processing apparatus | |
| KR20170000791A (ko) | 에칭 방법 | |
| WO2018008640A1 (ja) | 被処理体を処理する方法 | |
| KR20210082359A (ko) | 기판 처리 방법 및 기판 처리 장치 | |
| US11404279B2 (en) | Etching method and substrate processing apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| F11 | Ip right granted following substantive examination |
Free format text: ST27 STATUS EVENT CODE: A-2-4-F10-F11-EXM-PR0701 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| U11 | Full renewal or maintenance fee paid |
Free format text: ST27 STATUS EVENT CODE: A-2-2-U10-U11-OTH-PR1002 (AS PROVIDED BY THE NATIONAL OFFICE) Year of fee payment: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| Q13 | Ip right document published |
Free format text: ST27 STATUS EVENT CODE: A-4-4-Q10-Q13-NAP-PG1601 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |