KR101475065B1 - 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를이용하는 신호 송신기, 신호 수신기 및 배터리 급전형컴퓨팅 디바이스 - Google Patents

직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를이용하는 신호 송신기, 신호 수신기 및 배터리 급전형컴퓨팅 디바이스 Download PDF

Info

Publication number
KR101475065B1
KR101475065B1 KR1020060101739A KR20060101739A KR101475065B1 KR 101475065 B1 KR101475065 B1 KR 101475065B1 KR 1020060101739 A KR1020060101739 A KR 1020060101739A KR 20060101739 A KR20060101739 A KR 20060101739A KR 101475065 B1 KR101475065 B1 KR 101475065B1
Authority
KR
South Korea
Prior art keywords
signal
channel
clock
circuit
transmitter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020060101739A
Other languages
English (en)
Korean (ko)
Other versions
KR20070046718A (ko
Inventor
규동 김
원준 최
덕균 정
재하 김
봉준 이
민규 김
Original Assignee
실리콘 이미지, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=37714262&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=KR101475065(B1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 실리콘 이미지, 인크. filed Critical 실리콘 이미지, 인크.
Publication of KR20070046718A publication Critical patent/KR20070046718A/ko
Application granted granted Critical
Publication of KR101475065B1 publication Critical patent/KR101475065B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H04B1/16—Circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0284—Arrangements to ensure DC-balance
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4902—Pulse width modulation; Pulse position modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Dc Digital Transmission (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Noise Elimination (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Liquid Crystal Display Device Control (AREA)
KR1020060101739A 2005-10-31 2006-10-19 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를이용하는 신호 송신기, 신호 수신기 및 배터리 급전형컴퓨팅 디바이스 Expired - Fee Related KR101475065B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/264,303 US7627044B2 (en) 2005-10-31 2005-10-31 Clock-edge modulated serial link with DC-balance control
US11/264,303 2005-10-31

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020130095027A Division KR101408457B1 (ko) 2005-10-31 2013-08-09 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를 이용하는 신호 수신기

Publications (2)

Publication Number Publication Date
KR20070046718A KR20070046718A (ko) 2007-05-03
KR101475065B1 true KR101475065B1 (ko) 2014-12-22

Family

ID=37714262

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020060101739A Expired - Fee Related KR101475065B1 (ko) 2005-10-31 2006-10-19 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를이용하는 신호 송신기, 신호 수신기 및 배터리 급전형컴퓨팅 디바이스
KR1020130095027A Expired - Fee Related KR101408457B1 (ko) 2005-10-31 2013-08-09 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를 이용하는 신호 수신기

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020130095027A Expired - Fee Related KR101408457B1 (ko) 2005-10-31 2013-08-09 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를 이용하는 신호 수신기

Country Status (6)

Country Link
US (1) US7627044B2 (https=)
EP (3) EP2501090B8 (https=)
JP (1) JP5068983B2 (https=)
KR (2) KR101475065B1 (https=)
CN (2) CN103414546A (https=)
TW (1) TWI335744B (https=)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7627044B2 (en) * 2005-10-31 2009-12-01 Silicon Image, Inc. Clock-edge modulated serial link with DC-balance control
US7768507B2 (en) * 2005-11-17 2010-08-03 Ati Technologies Ulc Methods and apparatus for driving a display device
US8275412B2 (en) * 2008-12-31 2012-09-25 Motorola Mobility Llc Portable electronic device having directional proximity sensors based on device orientation
JP2012044394A (ja) * 2010-08-18 2012-03-01 Sony Corp 信号伝送装置、及び伝送制御方法
DE112012003384A5 (de) 2011-08-16 2014-07-10 Silicon Line Gmbh Schaltungsanordnung und Verfahren zum Übertragen von Signalen
US8687752B2 (en) * 2011-11-01 2014-04-01 Qualcomm Incorporated Method and apparatus for receiver adaptive phase clocked low power serial link
US9537644B2 (en) * 2012-02-23 2017-01-03 Lattice Semiconductor Corporation Transmitting multiple differential signals over a reduced number of physical channels
JP5987371B2 (ja) * 2012-03-09 2016-09-07 セイコーエプソン株式会社 データ受信回路、電子機器、及びデータ受信方法
US8958497B2 (en) * 2012-06-12 2015-02-17 Silicon Image, Inc. Simultaneous transmission of clock and bidirectional data over a communication channel
US8797075B2 (en) * 2012-06-25 2014-08-05 Intel Corporation Low power oversampling with reduced-architecture delay locked loop
US9230505B2 (en) 2013-02-25 2016-01-05 Lattice Semiconductor Corporation Apparatus, system and method for providing clock and data signaling
KR102041530B1 (ko) 2013-06-26 2019-11-07 삼성디스플레이 주식회사 표시 장치 및 이의 구동 방법
US9312766B2 (en) * 2013-06-27 2016-04-12 Alcatel Lucent Digital serializer based pulsewidth modulator controller
US9871516B2 (en) 2014-06-04 2018-01-16 Lattice Semiconductor Corporation Transmitting apparatus with source termination
TWI533608B (zh) 2014-06-30 2016-05-11 友達光電股份有限公司 資料接收器及資料接收方法
US9525573B2 (en) 2015-01-23 2016-12-20 Microsoft Technology Licensing, Llc Serializing transmitter
US9432061B2 (en) 2015-01-23 2016-08-30 Microsoft Technology Licensing, Llc Serializing transmitter
US10146911B2 (en) 2015-10-23 2018-12-04 Medtronic Minimed, Inc. Medical devices and related methods and systems for data transfer
US9692590B1 (en) * 2015-12-07 2017-06-27 Raytheon Company Serial data multiplexing
CN110326325B (zh) * 2018-02-13 2020-12-25 Oppo广东移动通信有限公司 数据传输的方法、终端设备和网络设备
US11088880B2 (en) 2019-05-15 2021-08-10 Rambus Inc. Phase modulated data link for low-swing wireline applications
CN110868209B (zh) * 2019-10-30 2023-04-28 西安邮电大学 一种用于多相位延时锁相环的高相位精度压控延迟线结构及其实现方法
KR102672609B1 (ko) * 2019-11-13 2024-06-07 삼성전자주식회사 엔코더, 디코더, 및 이를 구비하는 반도체 메모리 장치
DE202021105937U1 (de) * 2021-10-29 2022-02-04 TRUMPF Hüttinger GmbH + Co. KG Steuerschaltung für Treiber
KR102569025B1 (ko) * 2021-11-25 2023-08-21 고려대학교 산학협력단 비대칭적인 전압 파형을 자가 보정할 수 있는 접지 신호 전송 기법 기반의 송신기

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0530069A (ja) * 1991-07-22 1993-02-05 Nec Eng Ltd 制御信号伝送方式
KR20010089251A (ko) * 1998-09-10 2001-09-29 실리콘 이미지, 인크. 클럭 신호선을 통하여 데이터 신호를 송출하고 수신하는시스템 및 방법
KR100318031B1 (ko) * 1995-10-05 2001-12-22 실리콘 이미지, 인크. 변환 제어 디지탈 신호 전송 시스템
US20040136402A1 (en) * 2001-05-30 2004-07-15 Seiichi Ozawa Semiconductor integrated circuit and data transmission system

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS595763A (ja) * 1982-07-01 1984-01-12 Hino Denshi Kk 電力・信号伝送方式
US4958243A (en) * 1988-09-15 1990-09-18 International Business Machines Corporation Phase discrimination and data separation method and apparatus
US6671316B1 (en) * 2000-04-13 2003-12-30 Storage Technology Corporation Three state pulse width modulation code
US7356051B2 (en) * 2001-01-24 2008-04-08 Broadcom Corporation Digital visual interface with audio and auxiliary data cross reference to related applications
CA2376971A1 (en) * 2001-03-16 2002-09-16 Silicon Image, Inc. Combining a clock signal and a data signal
EP1351462A1 (en) * 2002-03-29 2003-10-08 MystiCom, Ltd. Error Correcting 8B/10B Transmission System
US7394406B2 (en) * 2002-12-17 2008-07-01 Broadcom Corporation Method and system for generating high definition multimedia interface (HDMI) codewords using a TMDS encoder/decoder
JP2005150929A (ja) * 2003-11-12 2005-06-09 Sharp Corp 信号伝送装置および信号伝送方法
JP4101780B2 (ja) * 2004-03-22 2008-06-18 株式会社日立国際電気 信号伝送方法および信号伝送装置
JP3822632B2 (ja) * 2004-04-16 2006-09-20 ザインエレクトロニクス株式会社 送信回路、受信回路及びクロック抽出回路並びにデータ伝送方法及びデータ伝送システム
US7363575B2 (en) * 2004-11-12 2008-04-22 Broadcom Corporation Method and system for TERC4 decoding using minimum distance rule in high definition multimedia interface (HDMI) specifications
US7627044B2 (en) * 2005-10-31 2009-12-01 Silicon Image, Inc. Clock-edge modulated serial link with DC-balance control

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0530069A (ja) * 1991-07-22 1993-02-05 Nec Eng Ltd 制御信号伝送方式
KR100318031B1 (ko) * 1995-10-05 2001-12-22 실리콘 이미지, 인크. 변환 제어 디지탈 신호 전송 시스템
KR20010089251A (ko) * 1998-09-10 2001-09-29 실리콘 이미지, 인크. 클럭 신호선을 통하여 데이터 신호를 송출하고 수신하는시스템 및 방법
US20040136402A1 (en) * 2001-05-30 2004-07-15 Seiichi Ozawa Semiconductor integrated circuit and data transmission system

Also Published As

Publication number Publication date
EP1780930A3 (en) 2009-12-23
TW200740156A (en) 2007-10-16
EP2787705A1 (en) 2014-10-08
KR20070046718A (ko) 2007-05-03
EP1780930B1 (en) 2013-09-04
EP2501090A3 (en) 2012-12-19
US7627044B2 (en) 2009-12-01
US20070098112A1 (en) 2007-05-03
JP2007129735A (ja) 2007-05-24
KR101408457B1 (ko) 2014-06-19
EP2501090B1 (en) 2014-09-03
CN101005292A (zh) 2007-07-25
TWI335744B (en) 2011-01-01
JP5068983B2 (ja) 2012-11-07
EP2501090B8 (en) 2014-11-05
CN101005292B (zh) 2014-04-23
EP2501090A2 (en) 2012-09-19
KR20130105571A (ko) 2013-09-25
EP1780930A2 (en) 2007-05-02
CN103414546A (zh) 2013-11-27

Similar Documents

Publication Publication Date Title
KR101408457B1 (ko) 직류 밸런스 제어를 갖는 클럭 에지 변조 직렬 링크를 이용하는 신호 수신기
EP1388975B1 (en) System and method for data transition control in a multirate communication system
EP1662658B1 (en) Data transfer control apparatus and electronic device
EP3126994B1 (en) Methods to send extra information in-band on inter-integrated circuit (i2c) bus
US7995693B2 (en) Method and apparatus for serial communication using clock-embedded signals
US9143362B2 (en) N-phase polarity output pin mode multiplexer
CA2343040A1 (en) A system and method for sending and receiving data signals over a clock signal line
CN107924376A (zh) 用于光学介质的低功率模式信号桥接器
US7633965B2 (en) Data transfer control device and electronic instrument
US8964905B1 (en) Low power serial link
JP2009065399A (ja) ディジタルデータ送信装置、ディジタルデータ受信装置、ディジタルデータ送受信システム、ディジタルデータ送信方法、ディジタルデータ受信方法、ディジタルデータ送受信方法、および電子情報機器
US9231755B2 (en) Circuit arrangement and method for transmitting signals
JP2003304225A (ja) データリカバリ回路
CA2396948A1 (en) A system and method for sending and receiving data signals over a clock signal line
US20070115025A1 (en) Receiver circuit
Choe et al. A 3-mW, 270-Mbps, clock-edge modulated serial link for mobile displays
Kim et al. 64.3: Design of Partially Cascaded Clock‐Embedded Serial Link Intra‐Panel Interface for a Flat Panel Display System

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R15-X000 Change to inventor requested

St.27 status event code: A-3-3-R10-R15-oth-X000

R16-X000 Change to inventor recorded

St.27 status event code: A-3-3-R10-R16-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

A107 Divisional application of patent
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0107 Divisional application

St.27 status event code: A-0-1-A10-A18-div-PA0107

St.27 status event code: A-0-1-A10-A16-div-PA0107

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20180511

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20190130

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20191216

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20191216