KR101184182B1 - 반도체 집적회로 장치 - Google Patents

반도체 집적회로 장치 Download PDF

Info

Publication number
KR101184182B1
KR101184182B1 KR1020060059564A KR20060059564A KR101184182B1 KR 101184182 B1 KR101184182 B1 KR 101184182B1 KR 1020060059564 A KR1020060059564 A KR 1020060059564A KR 20060059564 A KR20060059564 A KR 20060059564A KR 101184182 B1 KR101184182 B1 KR 101184182B1
Authority
KR
South Korea
Prior art keywords
level
circuit
data
pulsed
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020060059564A
Other languages
English (en)
Korean (ko)
Other versions
KR20070001843A (ko
Inventor
마사후미 오노우치
유수케 간노
히로유키 미즈노
야수히사 시마자키
테츠야 야마다
Original Assignee
르네사스 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 르네사스 일렉트로닉스 가부시키가이샤 filed Critical 르네사스 일렉트로닉스 가부시키가이샤
Publication of KR20070001843A publication Critical patent/KR20070001843A/ko
Application granted granted Critical
Publication of KR101184182B1 publication Critical patent/KR101184182B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/017—Adjustment of width or dutycycle of pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
KR1020060059564A 2005-06-29 2006-06-29 반도체 집적회로 장치 Expired - Fee Related KR101184182B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005189102A JP4820586B2 (ja) 2005-06-29 2005-06-29 半導体集積回路装置
JPJP-P-2005-00189102 2005-06-29

Publications (2)

Publication Number Publication Date
KR20070001843A KR20070001843A (ko) 2007-01-04
KR101184182B1 true KR101184182B1 (ko) 2012-09-18

Family

ID=37588699

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020060059564A Expired - Fee Related KR101184182B1 (ko) 2005-06-29 2006-06-29 반도체 집적회로 장치

Country Status (3)

Country Link
US (1) US7443218B2 (enExample)
JP (1) JP4820586B2 (enExample)
KR (1) KR101184182B1 (enExample)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10248155B2 (en) 2016-01-25 2019-04-02 Samsung Electronics Co., Ltd. Semiconductor device including clock generating circuit and channel management circuit
US10296066B2 (en) 2016-01-25 2019-05-21 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system, and method of operating the semiconductor device
US10303203B2 (en) 2016-01-25 2019-05-28 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system and method for operating semiconductor device
US10969854B2 (en) 2016-01-25 2021-04-06 Samsung Electronics Co., Ltd. Semiconductor device including clock management unit for outputing clock and acknowledgement signals to an intellectual property block
US11314278B2 (en) 2016-01-25 2022-04-26 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system and method for operating semiconductor device

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7694242B1 (en) * 2006-12-11 2010-04-06 Cadence Design Systems, Inc. System and method of replacing flip-flops with pulsed latches in circuit designs
JP5211310B2 (ja) * 2007-03-07 2013-06-12 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー 半導体集積回路
US7671629B2 (en) * 2008-04-08 2010-03-02 Freescale Semiconductor, Inc. Single-supply, single-ended level conversion circuit for an integrated circuit having multiple power supply domains
JP2010273322A (ja) * 2009-04-23 2010-12-02 Nec Engineering Ltd 多数決回路付きフリップフロップ回路
US8120406B2 (en) * 2009-07-06 2012-02-21 Ati Technologies Ulc Sequential circuit with dynamic pulse width control
FR2963687A1 (fr) * 2010-08-06 2012-02-10 Dolphin Integration Sa Arbre d'horloge pour bascules commandees par impulsions
US8432195B2 (en) * 2010-11-05 2013-04-30 Qualcomm Incorporated Latch circuits with synchronous data loading and self-timed asynchronous data capture
US8487681B2 (en) * 2011-02-23 2013-07-16 Nvidia Corporation Dual-trigger low-energy flip-flop circuit
KR20130087302A (ko) * 2012-01-27 2013-08-06 삼성전자주식회사 반도체 집적 회로와 이를 포함하는 장치의 동작 방법
US9473123B2 (en) 2012-03-16 2016-10-18 Samsung Electronics Co., Ltd. Semiconductor circuit and method of operating the circuit
KR101928271B1 (ko) 2012-03-16 2018-12-13 삼성전자 주식회사 스캔 플립-플롭, 이의 동작 방법, 및 이를 포함하는 데이터 처리 장치들
US9473117B2 (en) * 2015-02-13 2016-10-18 Samsung Electronics Co., Ltd. Multi-bit flip-flops and scan chain circuits
JP2017130556A (ja) * 2016-01-20 2017-07-27 国立大学法人京都大学 半導体装置及び半導体装置の製造方法
KR102462506B1 (ko) 2016-02-05 2022-11-02 삼성전자주식회사 저전력을 위한 클락 게이트된 싱크로나이저를 포함하는 집적 회로와 이를 포함하는 데이터 처리 시스템
US10291211B2 (en) * 2016-09-08 2019-05-14 Qualcomm Incorporated Adaptive pulse generation circuits for clocking pulse latches with minimum hold time
US10211832B1 (en) 2017-12-05 2019-02-19 Micron Technology, Inc. Input buffer circuit
KR102340775B1 (ko) * 2020-03-16 2021-12-21 국방과학연구소 에스-박스의 임계화 구현을 위한 동기화 회로
CN111600607B (zh) * 2020-05-13 2022-04-15 清华大学 一种宽带低功耗比较器电路
US11799458B2 (en) 2021-06-08 2023-10-24 Samsung Electronics Co., Ltd. Flip flop circuit
CN116521248B (zh) * 2023-07-03 2023-12-15 深圳砺驰半导体科技有限公司 芯片唤醒电路、芯片唤醒方法、芯片、部件及电子设备

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340795A (ja) 1998-05-22 1999-12-10 Nec Corp フリップフロップ回路

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS607224A (ja) * 1983-06-27 1985-01-16 Toshiba Corp デ−タラツチ回路
JPS6214523A (ja) * 1985-07-12 1987-01-23 Toshiba Corp 排他的論理和回路
JPH08274594A (ja) * 1995-03-28 1996-10-18 Nippon Telegr & Teleph Corp <Ntt> フリップフロップ回路
JPH10163820A (ja) * 1996-12-05 1998-06-19 Kawasaki Steel Corp 半導体装置
US5861762A (en) * 1997-03-07 1999-01-19 Sun Microsystems, Inc. Inverse toggle XOR and XNOR circuit
JP2000013195A (ja) * 1998-06-24 2000-01-14 Nec Corp 低消費電力回路及びこれを含む集積回路
JP3580736B2 (ja) * 1998-08-26 2004-10-27 株式会社東芝 クロック信号制御機能付フリップフロップ回路、及び、クロック制御回路
TW419825B (en) * 1998-08-26 2001-01-21 Toshiba Corp Flip-flop circuit with clock signal control function and clock control signal
JP2000165208A (ja) * 1998-11-27 2000-06-16 Kawasaki Steel Corp フリップフロップ
JP2001185999A (ja) * 1999-12-22 2001-07-06 Sony Corp 差動型センスアンプ回路およびそれを用いた動的論理回路
JP2001308686A (ja) * 2000-04-24 2001-11-02 Fujitsu Ltd フリップフロップ
JP2002300010A (ja) * 2001-03-29 2002-10-11 Toshiba Corp 半導体記憶保持装置
US6456116B1 (en) * 2001-04-11 2002-09-24 Hewlett-Packard Company Dynamic comparator circuit
US6822478B2 (en) * 2001-07-03 2004-11-23 Texas Instruments Incorporated Data-driven clock gating for a sequential data-capture device
US6734707B2 (en) * 2002-01-11 2004-05-11 Samsung Electronics Co., Ltd. Data input circuit for reducing loading difference between fetch signal and multiple data in semiconductor device
JP4095367B2 (ja) * 2002-07-23 2008-06-04 株式会社東芝 半導体集積回路装置
JP2004246525A (ja) * 2003-02-13 2004-09-02 Matsushita Electric Ind Co Ltd 順序回路、記憶素子、クロック発生回路およびクロック制御方法、ならびに回路変更方法および回路設計支援装置、半導体集積回路およびそれを備えた電子装置、ならびに電子制御装置およびそれを備えた移動体

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340795A (ja) 1998-05-22 1999-12-10 Nec Corp フリップフロップ回路

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10248155B2 (en) 2016-01-25 2019-04-02 Samsung Electronics Co., Ltd. Semiconductor device including clock generating circuit and channel management circuit
US10296066B2 (en) 2016-01-25 2019-05-21 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system, and method of operating the semiconductor device
US10296065B2 (en) 2016-01-25 2019-05-21 Samsung Electronics Co., Ltd. Clock management using full handshaking
US10303203B2 (en) 2016-01-25 2019-05-28 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system and method for operating semiconductor device
US10928849B2 (en) 2016-01-25 2021-02-23 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system and method for operating semiconductor device
US10969854B2 (en) 2016-01-25 2021-04-06 Samsung Electronics Co., Ltd. Semiconductor device including clock management unit for outputing clock and acknowledgement signals to an intellectual property block
US11314278B2 (en) 2016-01-25 2022-04-26 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system and method for operating semiconductor device
US11340685B2 (en) 2016-01-25 2022-05-24 Samsung Electronics Co., Ltd. Semiconductor device including clock management unit for outputting clock and acknowledgment signals to an intelectual property block
US11747853B2 (en) 2016-01-25 2023-09-05 Samsung Electronics Co., Ltd. Semiconductor device, semiconductor system and method for operating semiconductor device
US11789515B2 (en) 2016-01-25 2023-10-17 Samsung Electronics Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
JP4820586B2 (ja) 2011-11-24
KR20070001843A (ko) 2007-01-04
US7443218B2 (en) 2008-10-28
US20070001734A1 (en) 2007-01-04
JP2007013349A (ja) 2007-01-18

Similar Documents

Publication Publication Date Title
KR101184182B1 (ko) 반도체 집적회로 장치
Ishihara et al. Level conversion for dual-supply systems
Lin Low-power pulse-triggered flip-flop design based on a signal feed-through
EP3465911B1 (en) Low clock power data-gated flip-flop
US9853630B2 (en) Skew-tolerant flip-flop
KR101317056B1 (ko) 듀얼 트리거 저에너지 플립 플롭 회로
KR20100103195A (ko) 파워 게이팅 회로 및 이를 포함하는 집적 회로
US20110121876A1 (en) State retention circuit and method of operation of such a circuit
US9621144B2 (en) Clock gated flip-flop
CN100492906C (zh) 带复位和/或置位功能且基于条件预充结构的d触发器
US10033356B2 (en) Reduced power set-reset latch based flip-flop
KR20120051406A (ko) 다이나믹 논리 게이트를 가지는 디지털 논리 회로
US20080258790A1 (en) Systems and Devices for Sub-threshold Data Capture
Mahmoodi-Meimand et al. Self-precharging flip-flop (SPFF): A new level converting flip-flop
Mahmoodi-Meimand et al. Dual-edge triggered level converting flip-flops
KR20070082212A (ko) 클러스터드 전압 스케일링을 위한 레벨 컨버팅 플립플롭 및펄스 발생기
Lin et al. A new family of sequential elements with built-in soft error tolerance for dual-VDD systems
Ma et al. A double-pulsed set-conditional-reset flip-flop
Balan et al. Dual-edge triggered sense-amplifier flip-flop for Low Power systems
Fu et al. Comparative analysis of ultra-low voltage flip-flops for energy efficiency
JP5627163B2 (ja) 動作モード及びスリープモードでのデータ保持方法および回路
Jyothula Low power aware pulse triggered flip flops using modified clock gating approaches
US20080215941A1 (en) Double-edge triggered scannable pulsed flip-flop for high frequency and/or low power applications
Bhuvana et al. A Survey on sequential elements for low power clocking system
Maheshwari A Comparative Analysis for Low-voltage, Low-power, and Low-energy Flip-flops

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20150819

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20160913

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20160913