KR100648692B1 - Plasma display device and driving method thereof - Google Patents

Abstract

The present invention provides a plasma display device including N first electrodes and second electrodes formed on a first substrate, and a plurality of third electrodes intersecting the first and second electrodes and formed on a second substrate. As a driving method thereof, scan period information corresponding to an address period is output for each subfield, and a main clock signal corresponding to the scan period information is generated. Then, a driving signal for driving the plasma display panel in synchronization with the main clock signal is generated and applied to the first electrode, the second electrode, and the third electrode. By changing the main clock signal in this way, the scan cycle can be easily changed.

PDP, Scan Width Address Pulse Width, Scan Period, Address Period

Description

Plasma display device and driving method thereof {PLASMA DISPLAY DEVICE AND DRIVING METHOD THEREOF}

1 is a configuration diagram of a plasma display device according to an exemplary embodiment of the present invention.

2 is a partial perspective view of a plasma display panel.

3 is a diagram illustrating a subfield arrangement of a plasma display device according to an exemplary embodiment of the present invention.

4 is a view showing a first embodiment of a driving waveform of the plasma display device according to the embodiment of the present invention.

5 is a view showing a second embodiment of a driving waveform of the plasma display device according to the embodiment of the present invention.

BACKGROUND OF THE INVENTION 1. Field of the Invention [0001] The present invention relates to a plasma display device, and more particularly, to a method of driving a plasma display panel having an variable address period.

In order to achieve the performance as a color display, the plasma display device needs to implement a halftone. Currently, a halftone implementation method of dividing one TV field into a plurality of subfields and controlling the time division is used. have. Each subfield consists of a reset period, an address period, and a sustain period.

Since the driving waveform must be completed for one TV field time, the maximum number of sustain pulses is determined by the sustain period, the scan period (address period), the reset waveform time, and the number of subfields. In addition, it is common to shorten the scan period (or address period), the sustain period, and the reset waveform time as much as possible to obtain the highest peak luminance. However, in this case, side effects such as address discharge failure, sustain discharge failure, reset mis-discharge, and so on appear, so that only a certain level is allowed. Therefore, the variable address period is used at an appropriate level.

By the way, in order to change such an address period, the main clock is divided and the value of the counter divided for each scan line is changed.

However, this method has a disadvantage in that it is difficult to control because the driving cycles that are synchronized with each other when the address period is changed in view of the signal characteristics of the plasma display device in which the timing of the driving signals must coincide as a whole.

SUMMARY OF THE INVENTION The present invention has been made in an effort to solve the above-described problems of the prior art, and to provide a plasma display device and a method of driving the same, which simply change an address period in a synchronized state.

A plasma display device according to an aspect of the present invention for solving this problem,
A plasma display panel including a plurality of address electrodes, a plurality of scan electrodes, and a sustain electrode;
The image signal is input to generate and output a scan electrode driving signal, a sustain electrode driving signal, and an address electrode driving signal, and store a predetermined scan period for each subfield in a memory. A control unit for outputting scan period information stored in the control unit;
A clock signal supply unit configured to generate a main clock signal having a variable period according to the scan period information and to supply the main clock signal to the controller;
An address data driver for applying a voltage corresponding to the address electrode driving signal to the address electrode;
A sustain electrode driver for applying a voltage corresponding to the sustain electrode driving signal to the sustain electrode;
And a scan electrode driver for applying a voltage corresponding to the scan electrode driving signal to the scan electrode.
Here, the clock signal supply unit,
An oscillator for outputting a constant constant frequency;
And a phase fixed loop circuit unit which receives a predetermined frequency from the oscillator, converts the frequency according to a scan period input from the memory of the controller, and generates and outputs a main clock signal.
In addition, the driving method of the plasma display device
A driving method of a plasma display device comprising N first electrodes and second electrodes formed on a first substrate, and a plurality of third electrodes intersecting the first and second electrodes and formed on a second substrate, respectively. ,
In the first subfield,
Outputting first scan period information including a first scan period;
Generating a first main clock signal corresponding to the first scan period information;
Generating a driving signal for driving the plasma display panel in synchronization with the first main clock signal and applying the driving signal to the first electrode, the second electrode, and the third electrode;
In the second subfield,
Outputting second scan period information including a second scan period different from the first scan period;
Generating a second main clock signal corresponding to the second scan period information and different from the first main clock signal;
And generating a driving signal for driving the plasma display panel in synchronization with the second main clock signal and applying the driving signal to the first electrode, the second electrode, and the third electrode.

delete

delete

delete

delete

delete

delete

delete

delete

delete

delete

delete

DETAILED DESCRIPTION Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art may easily implement the present invention. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention.

In the drawings, parts irrelevant to the description are omitted in order to clearly describe the present invention. Like parts are designated by like reference numerals throughout the specification. In the following description, the scan period is a time from when the scan pulse is applied to the next scan pulse and has the same value as the address period. Therefore, in the embodiment of the present invention, the expression for changing the scan period is equivalent to changing the address period.

1 is a configuration diagram of a plasma display device according to an exemplary embodiment of the present invention.

Referring to FIG. 1, a plasma display device according to an exemplary embodiment of the present invention includes a plasma display panel 100, a controller 200, an address electrode driver 300, and a scan electrode driver (hereinafter referred to as a “Y electrode driver”). 400, a sustain electrode driver (hereinafter referred to as an 'X electrode driver') 500 and a clock signal supply unit 600.

The plasma display panel 100 includes a plurality of address electrodes A1-Am arranged in a column direction, a plurality of sustain electrodes (hereinafter referred to as 'X electrodes') (X1-Xn) and scans arranged in a row direction. Electrodes (hereinafter referred to as 'Y electrodes') Y1-Yn. The X electrodes X1-Xn are formed corresponding to the respective Y electrodes Y1-Yn, and generally have one end connected in common to each other. The plasma display panel 100 includes a glass substrate (not shown) in which the X and Y electrodes X1-Xn and Y1-Yn are arranged, and a glass substrate (not shown) in which the address electrodes A1-Am are arranged. Is done. The two glass substrates are disposed to face each other with the discharge space therebetween so that the Y electrodes Y1-Yn and the address electrodes A1-Am and the X electrodes X1-Xn and the address electrodes A1-Am are orthogonal to each other. At this time, the discharge space at the intersection of the address electrodes A1-Am and the X and Y electrodes X1-Xn and Y1-Yn forms a discharge cell. This structure will be described in more detail with reference to the perspective view of FIG. 2 as follows.

2 is a partial perspective view of an AC plasma display panel. As shown in FIG. 2, the scan electrode 4 and the sustain electrode 5 covered with the dielectric layer 2 and the protective film 3 are arranged in parallel on the first substrate 1. A plurality of address electrodes 8 covered with the insulator layer 7 are provided on the second substrate 6. A partition 9 is formed on the insulator layer 7 between the address electrodes 8 in parallel with the address electrode 8. In addition, the phosphor 10 is formed on the surface of the insulator layer 7 and on both side surfaces of the partition wall 9. The first substrate 1 and the second substrate 6 may be arranged with the discharge space 11 therebetween so that the scan electrode 4 and the address electrode 8 and the sustain electrode 5 and the address electrode 8 are orthogonal to each other. It is arranged toward. The discharge space at the intersection of the address electrode 8 and the pair of the scanning electrode 4 and the sustain electrode 5 forms the discharge cell 12.

The controller 200 receives an image signal from the outside and outputs an address driving signal, an X electrode driving signal, and a Y electrode driving signal. The controller 200 divides and drives one frame into a plurality of subfields, and each subfield includes a reset period, an addressing period, and a sustain period. An example of such subfield driving is shown in FIG. 3. 3 is a method of implementing halftones of an AC plasma display panel applied in the related art.

FIG. 3 illustrates a 6-bit gray scale implementation method, in which one TV field is divided into six subfields, and each subfield is divided into an address period and a display discharge sustain period.

The controller 200 includes a memory 210, an address period determiner 220, a gamma corrector 230, an XY drive signal generator 240, and an address data generator 250.

The gamma correction unit 230 gamma corrects and outputs an image signal input from the outside in accordance with panel characteristics. The XY driving signal generator 240 generates the X electrode driving signal and the Y electrode driving signal using the gamma corrected image data. The address data generator 250 generates gamma corrected image data as subfield data, and outputs the gamma corrected image data as an address electrode driving signal. The memory 210 may store a scan period (address period) or a scan frequency for each scan line, and store a scan period (address period) or scan frequency for each subfield as necessary. The scan frequency is 1 / scan period. The address period determiner 220 determines the address period from the drive signal generation information of the XY drive signal generator 240 and outputs a control signal to output a scan period or frequency corresponding to the subfield or scan line stored in the memory. do.

The clock signal supply unit 600 includes a crystal oscillator 610 and a phase locked loop circuit 620. Crystal oscillator 610 outputs an intrinsic constant frequency. The phase locked loop (PLL) circuit unit 620 receives a constant frequency from the crystal oscillator 610 and converts the frequency according to scan period or frequency information input from the memory 210 to generate a main clock signal. To print.

The address electrode driver 300 receives an address electrode driving signal from the controller 200 and applies a display data signal for selecting a discharge cell to be displayed to each address electrode A1-Am. The X electrode driver 500 receives an X electrode driving signal from the controller 200 and applies a driving voltage to the X electrodes X1 to Xn. The Y electrode driver 400 receives the Y electrode driving signal from the controller 200 and applies a driving voltage to the Y electrodes Y1-Yn.

The operation of the plasma display device according to the embodiment of the present invention having such a configuration will now be described in detail.

First, the gamma correction unit 210 of the controller 200 receives an image signal input from the outside, corrects the gamma value according to the characteristics of the plasma display panel, and outputs the corrected image signal.

Thereafter, the XY driving signal generator 240 generates the X electrode driving signal and the Y electrode driving signal using the gamma corrected image data. In addition, the address data generator 250 generates gamma corrected image data as subfield data, and outputs the gamma corrected image data as an address electrode driving signal.

Meanwhile, the crystal oscillator 610 of the clock signal supply unit 600 outputs a specific constant frequency, and the phase locked loop circuit part 620 receives a constant frequency from the crystal oscillator 610 and receives a memory. The frequency is converted according to a scan period or frequency information input from 210 to generate and output a main clock signal.

At this time, the address period determination unit 220 determines the address period from the drive signal generation information of the XY drive signal generator 240 to output a scan period or frequency corresponding to the subfield or scan line stored in the memory 210. Output a control signal. Here, the memory 210 may store a scan period (address period) or a scan frequency for each scan line, and store a scan period (address period) or scan frequency for each subfield as necessary. The scan frequency is 1 / scan period.

Then, the address electrode driver 300 receives the address electrode drive signal from the controller 200 and applies a display data signal for selecting the discharge cells to be displayed to each address electrode A1-Am and the X electrode driver ( The 500 receives the X electrode driving signal from the control unit 200 to apply a driving voltage to the X electrodes X1 to Xn, and the Y electrode driving unit 400 receives the Y electrode driving signal from the control unit 200 to receive the Y electrode. A driving voltage is applied to (Y1-Yn). In particular, the Y electrode driver 400 generates a scan pulse at a scan period corresponding to the scan period information for each scan line in an address period of each subfield in synchronization with the main clock signal.

In this case, a first embodiment of the driving waveform output from each of the driving units 300, 400, and 500 is shown in FIG.

4 is a view showing a first embodiment of a driving waveform of the plasma display device according to the embodiment of the present invention.

Referring to FIG. 4, a scan period is applied differently for each scan line. According to the exemplary embodiment of the present invention, when the address period of each scan line is detected by the address period determination unit 220, a corresponding period value for each scan line stored in the memory 210 is output to the phase locked loop circuit 620 by a control signal. Accordingly, the main clock of the phase locked loop circuit 620 is output to the X electrode driver 500, the Y electrode driver 400, and the address electrode driver 300 that generate the actual driving signal, thereby changing the scan period. . That is, all the drive signals output in the address period are output drive signals proportional to the period of the main clock. Since the main clock signal, which is the operation clock of the address period, changes for each scan line, the scan period of each scan line also changes. The length of the address period is also changed. As described above, in the exemplary embodiment of the present invention, the scan period can be easily changed by changing the main clock signal.

5 shows waveforms of different scan periods for each subfield in addition to different scan periods for each scan line.

5 is a diagram illustrating a second embodiment of a driving waveform of the plasma display device according to the exemplary embodiment of the present invention.

Referring to FIG. 5, in the driving waveform according to the second embodiment, only the Y electrode driving signal is shown for convenience and a scan period is applied differently for each subfield.

In the embodiment of the present invention, when the address period of each scan line is detected by the address period determination unit 220, the corresponding period value for each subfield stored in the memory 210 is output to the phase locked loop circuit 620 by the control signal. Accordingly, the main clock of the phase locked loop circuit 620 is output to the X electrode driver 500, the Y electrode driver 400, and the address electrode driver 300 that generate the actual driving signal, thereby changing the scan period. . The change of the scan period may be variously modified, and the scan period of each scan line may be changed for each subfield, or the scan period may be changed for each group by dividing the scan line into groups.

In this way, the scan cycle is changed in the plasma display panel 100 to cause stable sustain discharge, and the corresponding video screen is displayed.

Although the preferred embodiments of the present invention have been described in detail above, the scope of the present invention is not limited thereto, and various modifications and improvements of those skilled in the art using the basic concepts of the present invention defined in the following claims are also provided. It belongs to the scope of rights.

As described above, according to the configuration of the present invention, it is possible to provide a plasma display device and a driving method thereof which can easily change the scan period by changing the main clock signal in the plasma display panel.

Claims (7)

A plasma display panel including a plurality of address electrodes, a plurality of scan electrodes, and a sustain electrode; The image signal is input to generate and output a scan electrode driving signal, a sustain electrode driving signal, and an address electrode driving signal, and store a predetermined scan period for each subfield in a memory. A control unit for outputting scan period information stored in the controller; A clock signal supply unit configured to generate a main clock signal having a variable period according to the scan period information and to supply the main clock signal to the controller; An address data driver for applying a voltage corresponding to the address electrode driving signal to the address electrode; A sustain electrode driver for applying a voltage corresponding to the sustain electrode driving signal to the sustain electrode; A scan electrode driver configured to apply a voltage corresponding to the scan electrode driving signal to the scan electrode; The clock signal supply unit, An oscillator for outputting a constant constant frequency; And a phase locked loop circuit unit configured to receive a predetermined frequency from the oscillator and generate and output a main clock signal by converting the frequency according to a scan period input from a memory of the controller. The method of claim 1, The control unit, A gamma correction unit configured to gamma correct an image signal input from outside according to a panel characteristic and output the gamma correction unit; An XY drive signal generator configured to generate an X electrode drive signal and a Y electrode drive signal using gamma corrected image data; An address data generator which generates gamma corrected image data as subfield data and outputs the gamma corrected image data as an address electrode driving signal; A memory in which scan periods are stored for each subfield; And an address period determination unit configured to determine an address period from the drive signal generation information of the XY drive signal generator and output a control signal to output a scan period stored in the memory. The method according to claim 1 or 2, And the control unit stores scan periods for each scan line of each subfield in the memory, and outputs scan period information stored in the memory in an address period of each scan line of each subfield. delete A driving method of a plasma display device comprising N first electrodes and second electrodes formed on a first substrate, and a plurality of third electrodes intersecting the first and second electrodes and formed on a second substrate, respectively. , In the first subfield, Outputting first scan period information including a first scan period; Generating a first main clock signal corresponding to the first scan period information; Generating a driving signal for driving the plasma display panel in synchronization with the first main clock signal and applying the driving signal to the first electrode, the second electrode, and the third electrode; In the second subfield, Outputting second scan period information including a second scan period different from the first scan period; Generating a second main clock signal corresponding to the second scan period information and different from the first main clock signal; And generating a driving signal for driving the plasma display panel in synchronization with the second main clock signal and applying the driving signal to the first electrode, the second electrode, and the third electrode. delete delete

Images