KR100629679B1 - 열전 냉각 소자를 갖는 반도체 칩 패키지 - Google Patents
열전 냉각 소자를 갖는 반도체 칩 패키지 Download PDFInfo
- Publication number
- KR100629679B1 KR100629679B1 KR1020040051207A KR20040051207A KR100629679B1 KR 100629679 B1 KR100629679 B1 KR 100629679B1 KR 1020040051207 A KR1020040051207 A KR 1020040051207A KR 20040051207 A KR20040051207 A KR 20040051207A KR 100629679 B1 KR100629679 B1 KR 100629679B1
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- type material
- material plate
- chip package
- semiconductor
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/38—Cooling arrangements using the Peltier effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49112—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
Claims (19)
- 회로패턴과 그와 연결되어 접속패드가 형성된 기판과;상기 기판에 실장된 적어도 하나의 반도체 칩; 및상기 반도체 칩 상에서 서로 적층 및 부착된 부분과, 상기 적층된 부분으로부터 각각 상기 반도체 칩의 외측으로 연장되어 DC 파워의 음극과 양극에 대응하는 상기 기판의 접속패드들에 부착된 부분을 가지며, 상기 접속패드들로부터 DC 파워를 공급받는 P형 물질판과 N형 물질판을 갖는 열전 냉각 소자;를 포함하는 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 반도체 칩은 본딩패드가 마주보는 양쪽 가장자리에 형성되어 있고, 상기 열전 냉각 소자의 P형 물질판과 N형 물질판이 마주보는 본딩패드들 사이를 가로질러 배치되어 있는 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 P형 물질판과 상기 N형 물질판은 상기 반도체 칩 외측의 연장 형성된 부분이 서로 90°각도로 배치된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 P형 물질판과 상기 N형 물질판은 상기 반도체 칩 외측의 연장 형성된 부분이 동일한 방향으로 배치된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 반도체 칩은 복수 개이며 상기 기판에 수직으로 적층되어 있고, 상기 P형 물질판과 N형 물질판은 상기 적층된 반도체 칩들의 사이에서 적층된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서,상기 반도체 칩은 복수 개이며 상기 기판에 수평으로 배치되어 있고, 상기 반도체 칩들 중 적어도 어느 하나의 반도체 칩 상에서 상기 P형 물질판과 상기 N형 물질판이 적층된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 삭제
- 삭제
- 제 1항에 있어서, 상기 P형 물질판과 상기 N형 물질판 중 적어도 어느 하나에 요철이 형성되어 있고 상기 요철 부분이 반도체 칩 상부에 위치하는 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 P형 물질판과 N형 물질판이 복수 개로 분할되어 있으며, 상기 분할된 P형 물질판 부분과 상기 분할된 N형 물질판 부분이 전도성 물질판을 개재하여 번갈아 직렬로 연결되고 상기 전도성 물질판의 일 부분이 상기 반도체 칩 상에 배치되고 나머지 부분이 상기 기판에 배치된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 삭제
- 제 1항에 있어서, 상기 반도체 칩은 하나이고, 상기 반도체 칩이 플립 칩 본딩으로 실장되어 있으며, 열전 냉각 소자가 상기 반도체 칩에 부착된 부분을 갖는 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 N형 물질판이 상기 반도체 칩 상에 부착되고, 상기 P형 물질판이 상기 N형 물질판에 적층되며, 상기 N형 물질판에 양극이 연결되고 상기 P형 물질판에 음극이 연결된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 P형 물질판이 상기 반도체 칩 상에 부착되고 상기 N형 물질판이 상기 P형 물질판 상에 적층되며, 상기 N형 물질판에 음극이 연결되고 상기 P형 물질판에 양극이 연결된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 반도체 칩이 2개이며 수직으로 적층되고, 상기 반도체 칩들 사이에서 상기 N형 물질판과 상기 P형 물질판의 어느 하나가 아래쪽에 위치한 반도체 칩에 부착되고 나머지 하나가 위쪽에 위치하는 반도체 칩에 부착된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 1항에 있어서, 상기 반도체 칩은 복수 개이며 수직으로 적층되고, 상기 반도체 칩들 사이마다 상기 N형 물질판과 상기 P형 물질판이 적층 개재된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 제 16항에 있어서, 상기 N형 물질판들과 상기 P형 물질판들이 동일한 물질판들끼리 상기 반도체 칩들의 외측에서 적층된 것을 특징으로 하는 열전 냉각 소자를 갖는 반도체 칩 패키지.
- 복수의 반도체 칩 패키지들이 모듈 회로패턴과 그에 연결된 금속 재질의 모듈 접속패드가 형성된 모듈 기판에 실장되어 있는 모듈형 반도체 칩 패키지에 있어서,상기 반도체 칩 패키지들 중에서 적어도 어느 하나의 반도체 칩 패키지는 상기 반도체 칩 패키지 상부에서 서로 적층되고 각각 반도체 칩 패키지의 외측으로 연장되어 상기 모듈 기판의 모듈 접속패드에 독립적으로 부착되며 상기 모듈 접속패드로부터 DC 파워를 공급받는 P형 물질판과 N형 물질판을 갖는 것을 특징으로 하는 모듈형 반도체 칩 패키지.
- 반도체 칩과 상기 반도체 칩이 실장되어 있고 회로패턴과 그에 연결된 금속재질의 접속패드가 형성된 기판 및 상기 반도체 칩을 둘러싸 보호하는 봉지부를 갖는 복수의 반도체 칩 패키지들이 모듈 기판에 실장된 모듈형 반도체 칩 패키지에 있어서,상기 반도체 칩 패키지들 중 적어도 어느 하나의 반도체 칩 패키지는 상기 봉지부 상에서 서로 부착되고, 각각 봉지부 외측으로 연장되어 상기 모듈 기판의 모듈 접속패드에 독립적으로 부착되며, 상기 모듈 접속패드로부터 DC 파워를 공급받는 P형 물질판과 N형 물질판을 포함하는 것을 특징으로 하는 모듈형 반도체 칩 패키지.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040051207A KR100629679B1 (ko) | 2004-07-01 | 2004-07-01 | 열전 냉각 소자를 갖는 반도체 칩 패키지 |
US11/169,615 US7301233B2 (en) | 2004-07-01 | 2005-06-30 | Semiconductor chip package with thermoelectric cooler |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040051207A KR100629679B1 (ko) | 2004-07-01 | 2004-07-01 | 열전 냉각 소자를 갖는 반도체 칩 패키지 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20060002254A KR20060002254A (ko) | 2006-01-09 |
KR100629679B1 true KR100629679B1 (ko) | 2006-09-29 |
Family
ID=35513030
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020040051207A KR100629679B1 (ko) | 2004-07-01 | 2004-07-01 | 열전 냉각 소자를 갖는 반도체 칩 패키지 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7301233B2 (ko) |
KR (1) | KR100629679B1 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9228763B2 (en) | 2011-12-01 | 2016-01-05 | Samsung Electronics Co., Ltd. | Thermoelectric cooling packages and thermal management methods thereof |
KR20190017464A (ko) | 2017-08-11 | 2019-02-20 | 서울대학교산학협력단 | 온칩 열전소자를 구비한 메모리 칩 패키지 |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8907323B2 (en) * | 2002-04-23 | 2014-12-09 | Philip D. Freedman | Microprocessor assembly |
JP2006294782A (ja) * | 2005-04-08 | 2006-10-26 | Hitachi Ltd | 半導体光源装置 |
KR100769527B1 (ko) | 2006-09-19 | 2007-10-23 | 삼성전기주식회사 | 임베디드 인쇄회로기판 및 그 제조방법 |
US8598700B2 (en) * | 2008-06-27 | 2013-12-03 | Qualcomm Incorporated | Active thermal control for stacked IC devices |
DE102008049726B4 (de) * | 2008-09-30 | 2012-02-09 | Advanced Micro Devices, Inc. | Gestapelte Chipkonfiguration mit stromgespeistem Wärmeübertragungssystem und Verfahren zum Steuern der Temperatur in einem Halbleiterbauelement |
TWI405361B (zh) * | 2008-12-31 | 2013-08-11 | Ind Tech Res Inst | 熱電元件及其製程、晶片堆疊結構及晶片封裝結構 |
KR101589441B1 (ko) * | 2009-08-07 | 2016-01-28 | 삼성전자주식회사 | 반도체 모듈 |
TWI407545B (zh) * | 2009-08-19 | 2013-09-01 | Ind Tech Res Inst | 整合熱電元件與晶片的封裝體 |
US8743561B2 (en) | 2009-08-26 | 2014-06-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level molded structure for package assembly |
US20110129910A1 (en) * | 2009-10-20 | 2011-06-02 | Agency For Science, Technology And Research | Cooling device, and assembly, and methods for lowering temperature in a chemical reaction |
US8995134B2 (en) | 2011-05-27 | 2015-03-31 | Lear Corporation | Electrically-cooled power module |
TWI413752B (zh) * | 2011-07-19 | 2013-11-01 | Univ Nat Taiwan Science Tech | Waste heat power generation module |
KR101289196B1 (ko) * | 2011-09-14 | 2013-07-26 | 삼성전기주식회사 | 전력 모듈 패키지 및 그 제조방법 |
US9748228B2 (en) | 2013-08-30 | 2017-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for cooling three-dimensional integrated circuits |
US10101756B2 (en) | 2014-07-29 | 2018-10-16 | Qualcomm Incorporated | Systems and methods for reducing leakage power of a system on chip with integrated thermoelectric cooling |
EP3086379B1 (en) | 2015-04-24 | 2018-11-28 | STMicroelectronics Srl | Thermoelectric energy harvesting device |
US9746889B2 (en) | 2015-05-11 | 2017-08-29 | Qualcomm Incorporated | Package-on-package (PoP) device comprising bi-directional thermal electric cooler |
US10636725B2 (en) | 2017-12-19 | 2020-04-28 | Veoneer Us Inc. | Electrical module cooling through waste heat recovery |
US10867879B2 (en) * | 2018-09-28 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
DE102018130035B4 (de) | 2018-09-28 | 2020-09-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package und verfahren |
WO2021154957A1 (en) | 2020-01-28 | 2021-08-05 | Littelfuse, Inc. | Semiconductor chip package and method of assembly |
KR20210136651A (ko) | 2020-05-08 | 2021-11-17 | 삼성전자주식회사 | 반도체 패키지 및 이를 포함한 전자 장치 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5012325A (en) * | 1990-04-24 | 1991-04-30 | International Business Machines Corp. | Thermoelectric cooling via electrical connections |
US5367890A (en) * | 1993-07-13 | 1994-11-29 | Marlow Industries, Inc. | Integrated thermoelectric system with full/half wave rectifier control |
US6492585B1 (en) * | 2000-03-27 | 2002-12-10 | Marlow Industries, Inc. | Thermoelectric device assembly and method for fabrication of same |
US6700053B2 (en) * | 2000-07-03 | 2004-03-02 | Komatsu Ltd. | Thermoelectric module |
TW540157B (en) | 2001-05-31 | 2003-07-01 | Konishiroku Photo Ind | CMOS image sensor |
JP4817543B2 (ja) | 2001-07-02 | 2011-11-16 | 富士通セミコンダクター株式会社 | 積層型マルチチップ半導体装置 |
KR100716865B1 (ko) | 2001-07-28 | 2007-05-09 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 |
US20040245592A1 (en) * | 2003-05-01 | 2004-12-09 | Yale University | Solid state microchannel plate photodetector |
US7034394B2 (en) * | 2003-10-08 | 2006-04-25 | Intel Corporation | Microelectronic assembly having thermoelectric elements to cool a die and a method of making the same |
-
2004
- 2004-07-01 KR KR1020040051207A patent/KR100629679B1/ko active IP Right Grant
-
2005
- 2005-06-30 US US11/169,615 patent/US7301233B2/en active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9228763B2 (en) | 2011-12-01 | 2016-01-05 | Samsung Electronics Co., Ltd. | Thermoelectric cooling packages and thermal management methods thereof |
US9671141B2 (en) | 2011-12-01 | 2017-06-06 | Samsung Electronics Co., Ltd. | Thermoelectric cooling packages and thermal management methods thereof |
US10658266B2 (en) | 2011-12-01 | 2020-05-19 | Samsung Electronics Co., Ltd. | Thermoelectric cooling packages and thermal management methods thereof |
KR20190017464A (ko) | 2017-08-11 | 2019-02-20 | 서울대학교산학협력단 | 온칩 열전소자를 구비한 메모리 칩 패키지 |
Also Published As
Publication number | Publication date |
---|---|
KR20060002254A (ko) | 2006-01-09 |
US20060001140A1 (en) | 2006-01-05 |
US7301233B2 (en) | 2007-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100629679B1 (ko) | 열전 냉각 소자를 갖는 반도체 칩 패키지 | |
EP3373331B1 (en) | Semiconductor package with stiffener ring | |
US11728232B2 (en) | Semiconductor package having a stiffener ring | |
KR101941615B1 (ko) | 중앙 콘택 및 향상된 열적 특성을 갖는 향상된 적층형 마이크로전자 조립체 | |
US7298032B2 (en) | Semiconductor multi-chip package and fabrication method | |
US7928590B2 (en) | Integrated circuit package with a heat dissipation device | |
US20150221625A1 (en) | Semiconductor package having a dissipating plate | |
KR101069499B1 (ko) | 반도체 디바이스 및 그 제조 방법 | |
EP3509097A1 (en) | Semiconductor package having a stiffener ring | |
US8441120B1 (en) | Heat spreader package | |
US20140264339A1 (en) | Heat slug having thermoelectric elements and semiconductor package including the same | |
KR102170197B1 (ko) | 패키지 온 패키지 구조들 | |
JP4817543B2 (ja) | 積層型マルチチップ半導体装置 | |
KR102492530B1 (ko) | 열 방출 소자, 이를 포함하는 반도체 패키지 및 반도체 소자 | |
JP2002110869A (ja) | 半導体装置 | |
TWI615925B (zh) | 半導體裝置 | |
KR102672608B1 (ko) | 반도체 패키지 | |
TWI475651B (zh) | 半導體裝置與相關方法 | |
CN110676232B (zh) | 一种半导体器件封装结构及其制作方法、一种电子设备 | |
KR20220169043A (ko) | 반도체 패키지 및 그의 제조 방법 | |
TWM593659U (zh) | 直接導出電子元件熱能的封裝結構 | |
TWI837021B (zh) | 電子封裝件 | |
CN215451403U (zh) | 半导体封装结构 | |
CN216084861U (zh) | 半导体封装结构 | |
KR102272112B1 (ko) | 반도체 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120831 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20130902 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20140901 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20150831 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20180831 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20190830 Year of fee payment: 14 |