KR100574967B1 - Mtcmos용 제어회로 - Google Patents
Mtcmos용 제어회로 Download PDFInfo
- Publication number
- KR100574967B1 KR100574967B1 KR1020040005598A KR20040005598A KR100574967B1 KR 100574967 B1 KR100574967 B1 KR 100574967B1 KR 1020040005598 A KR1020040005598 A KR 1020040005598A KR 20040005598 A KR20040005598 A KR 20040005598A KR 100574967 B1 KR100574967 B1 KR 100574967B1
- Authority
- KR
- South Korea
- Prior art keywords
- mtcmos
- signal
- logic state
- control signal
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F16—ENGINEERING ELEMENTS AND UNITS; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVE FUNCTIONING OF MACHINES OR INSTALLATIONS; THERMAL INSULATION IN GENERAL
- F16B—DEVICES FOR FASTENING OR SECURING CONSTRUCTIONAL ELEMENTS OR MACHINE PARTS TOGETHER, e.g. NAILS, BOLTS, CIRCLIPS, CLAMPS, CLIPS OR WEDGES; JOINTS OR JOINTING
- F16B11/00—Connecting constructional elements or machine parts by sticking or pressing them together, e.g. cold pressure welding
- F16B11/006—Connecting constructional elements or machine parts by sticking or pressing them together, e.g. cold pressure welding by gluing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F16—ENGINEERING ELEMENTS AND UNITS; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVE FUNCTIONING OF MACHINES OR INSTALLATIONS; THERMAL INSULATION IN GENERAL
- F16B—DEVICES FOR FASTENING OR SECURING CONSTRUCTIONAL ELEMENTS OR MACHINE PARTS TOGETHER, e.g. NAILS, BOLTS, CIRCLIPS, CLAMPS, CLIPS OR WEDGES; JOINTS OR JOINTING
- F16B37/00—Nuts or like thread-engaging members
- F16B37/04—Devices for fastening nuts to surfaces, e.g. sheets, plates
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Mechanical Engineering (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020040005598A KR100574967B1 (ko) | 2004-01-29 | 2004-01-29 | Mtcmos용 제어회로 |
| US10/996,084 US7215155B2 (en) | 2004-01-29 | 2004-11-23 | Control circuits and methods including delay times for multi-threshold CMOS devices |
| JP2005017129A JP5010104B2 (ja) | 2004-01-29 | 2005-01-25 | Mtcmos装置及びその制御方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020040005598A KR100574967B1 (ko) | 2004-01-29 | 2004-01-29 | Mtcmos용 제어회로 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20050077921A KR20050077921A (ko) | 2005-08-04 |
| KR100574967B1 true KR100574967B1 (ko) | 2006-04-28 |
Family
ID=34806011
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020040005598A Expired - Fee Related KR100574967B1 (ko) | 2004-01-29 | 2004-01-29 | Mtcmos용 제어회로 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7215155B2 (enExample) |
| JP (1) | JP5010104B2 (enExample) |
| KR (1) | KR100574967B1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101045295B1 (ko) | 2004-04-29 | 2011-06-29 | 삼성전자주식회사 | Mtcmos 플립-플롭, 그를 포함하는 mtcmos회로, 및 그 생성 방법 |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100564634B1 (ko) * | 2004-10-08 | 2006-03-28 | 삼성전자주식회사 | 단락전류 방지회로를 구비한 mtcmos 회로 시스템 |
| JP2008522258A (ja) * | 2004-11-30 | 2008-06-26 | フリースケール セミコンダクター インコーポレイテッド | 選択的なパワー・ゲーティングを用いて電力消費を低減する装置及び方法 |
| US20060273391A1 (en) * | 2005-06-01 | 2006-12-07 | Diaz Carlos H | CMOS devices for low power integrated circuits |
| US7391232B1 (en) * | 2007-10-30 | 2008-06-24 | International Business Machines Corporation | Method and apparatus for extending lifetime reliability of digital logic devices through reversal of aging mechanisms |
| US7391233B1 (en) * | 2007-10-30 | 2008-06-24 | International Business Machines Corporation | Method and apparatus for extending lifetime reliability of digital logic devices through removal of aging mechanisms |
| KR101477512B1 (ko) * | 2008-03-18 | 2014-12-31 | 삼성전자주식회사 | 액티브 클럭 쉴딩 구조의 회로 및 이를 포함하는 반도체집적 회로 |
| KR101003153B1 (ko) * | 2009-05-15 | 2010-12-21 | 주식회사 하이닉스반도체 | 전압 안정화 회로 및 이를 이용한 반도체 메모리 장치 |
| US8026741B2 (en) * | 2009-07-31 | 2011-09-27 | Apple Inc. | CMOS circuitry with mixed transistor parameters |
| US7977972B2 (en) | 2009-08-07 | 2011-07-12 | The Board Of Trustees Of The University Of Arkansas | Ultra-low power multi-threshold asynchronous circuit design |
| US8736332B2 (en) * | 2009-12-17 | 2014-05-27 | Lsi Corporation | Leakage current reduction in a sequential circuit |
| US8390331B2 (en) * | 2009-12-29 | 2013-03-05 | Nxp B.V. | Flexible CMOS library architecture for leakage power and variability reduction |
| US8738940B2 (en) | 2011-09-06 | 2014-05-27 | Lsi Corporation | Power controller for SoC power gating applications |
| US8669800B2 (en) * | 2012-02-24 | 2014-03-11 | International Business Machines Corporation | Implementing power saving self powering down latch structure |
| US9094013B2 (en) | 2013-05-24 | 2015-07-28 | The Board Of Trustees Of The University Of Arkansas | Single component sleep-convention logic (SCL) modules |
| US9287858B1 (en) | 2014-09-03 | 2016-03-15 | Texas Instruments Incorporated | Low leakage shadow latch-based multi-threshold CMOS sequential circuit |
| US10367514B2 (en) | 2015-01-24 | 2019-07-30 | Circuit Seed, Llc | Passive phased injection locked circuit |
| EP3329598A4 (en) | 2015-07-29 | 2019-07-31 | Circuit Seed, LLC | COMPLEMENTARY POWER FIELD EFFECT TRANSISTOR DEVICES AND AMPLIFIERS |
| WO2017019973A1 (en) * | 2015-07-30 | 2017-02-02 | Circuit Seed, Llc | Multi-stage and feed forward compensated complementary current field effect transistor amplifiers |
| US10476457B2 (en) | 2015-07-30 | 2019-11-12 | Circuit Seed, Llc | Low noise trans-impedance amplifiers based on complementary current field-effect transistor devices |
| CN108140614A (zh) | 2015-07-30 | 2018-06-08 | 电路种子有限责任公司 | 基于互补电流场效应晶体管装置的参考产生器和电流源晶体管 |
| US10283506B2 (en) | 2015-12-14 | 2019-05-07 | Circuit Seed, Llc | Super-saturation current field effect transistor and trans-impedance MOS device |
| KR102420005B1 (ko) * | 2017-12-21 | 2022-07-12 | 에스케이하이닉스 주식회사 | 파워 게이팅 제어 회로 |
| US11271566B2 (en) * | 2018-12-14 | 2022-03-08 | Integrated Device Technology, Inc. | Digital logic compatible inputs in compound semiconductor circuits |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW334532B (en) | 1996-07-05 | 1998-06-21 | Matsushita Electric Industrial Co Ltd | The inspection system of semiconductor IC and the method of generation |
| TW365007B (en) | 1996-12-27 | 1999-07-21 | Matsushita Electric Industrial Co Ltd | Driving method of semiconductor integrated circuit and the semiconductor integrated circuit |
| JP3856892B2 (ja) * | 1997-03-03 | 2006-12-13 | 日本電信電話株式会社 | 自己同期型パイプラインデータパス回路および非同期信号制御回路 |
| JPH10261946A (ja) * | 1997-03-19 | 1998-09-29 | Mitsubishi Electric Corp | 半導体集積回路 |
| JPH11112297A (ja) * | 1997-10-06 | 1999-04-23 | Nec Corp | ラッチ回路及びこのラッチ回路を有する半導体集積回路 |
| WO1999066640A1 (en) | 1998-06-18 | 1999-12-23 | Hitachi, Ltd. | Semiconductor integrated circuit |
| JP3878431B2 (ja) * | 2000-06-16 | 2007-02-07 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
| JP3727838B2 (ja) * | 2000-09-27 | 2005-12-21 | 株式会社東芝 | 半導体集積回路 |
| JP3864248B2 (ja) * | 2001-12-17 | 2006-12-27 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体装置 |
| JP3986393B2 (ja) * | 2002-08-27 | 2007-10-03 | 富士通株式会社 | 不揮発性データ記憶回路を有する集積回路装置 |
-
2004
- 2004-01-29 KR KR1020040005598A patent/KR100574967B1/ko not_active Expired - Fee Related
- 2004-11-23 US US10/996,084 patent/US7215155B2/en not_active Expired - Lifetime
-
2005
- 2005-01-25 JP JP2005017129A patent/JP5010104B2/ja not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101045295B1 (ko) | 2004-04-29 | 2011-06-29 | 삼성전자주식회사 | Mtcmos 플립-플롭, 그를 포함하는 mtcmos회로, 및 그 생성 방법 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20050168242A1 (en) | 2005-08-04 |
| JP5010104B2 (ja) | 2012-08-29 |
| KR20050077921A (ko) | 2005-08-04 |
| JP2005218099A (ja) | 2005-08-11 |
| US7215155B2 (en) | 2007-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100574967B1 (ko) | Mtcmos용 제어회로 | |
| CN1694358B (zh) | 多阈值电压互补金属氧化物半导体触发器及其电路及方法 | |
| US7514975B2 (en) | Data retention in operational and sleep modes | |
| US6492854B1 (en) | Power efficient and high performance flip-flop | |
| US9287858B1 (en) | Low leakage shadow latch-based multi-threshold CMOS sequential circuit | |
| US7138825B2 (en) | Charge recycling power gate | |
| US6989702B2 (en) | Retention register with normal functionality independent of retention power supply | |
| JP2007535031A (ja) | データ処理システム内における状態保持 | |
| US20060220700A1 (en) | Flip-flop circuit having low power data retention | |
| US7164301B2 (en) | State retention power gating latch circuit | |
| US20030141911A1 (en) | Flip flop with reduced leakage current | |
| US6836175B2 (en) | Semiconductor integrated circuit with sleep memory | |
| MXPA05004557A (es) | Sistema para reducir fugas en circuitos integrados. | |
| US7091766B2 (en) | Retention register for system-transparent state retention | |
| KR100446303B1 (ko) | Mtcmos용 클럭드 스캔 플립플롭 | |
| KR100564634B1 (ko) | 단락전류 방지회로를 구비한 mtcmos 회로 시스템 | |
| KR20190002371A (ko) | 파워 게이팅 스킴을 구비한 반도체 장치 | |
| US7420403B2 (en) | Latch circuit and flip-flop | |
| KR100559738B1 (ko) | 멀티-쓰래쉬홀드 시모스 제어 장치, 멀티-쓰래쉬홀드 시모스 집적 회로 및 멀티-쓰래쉬홀드 시모스 제어 방법 | |
| JP5627163B2 (ja) | 動作モード及びスリープモードでのデータ保持方法および回路 | |
| JP2003152528A (ja) | Cmosバッファ回路 | |
| US20090201063A1 (en) | Dynamic semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| D13-X000 | Search requested |
St.27 status event code: A-1-2-D10-D13-srh-X000 |
|
| D14-X000 | Search report completed |
St.27 status event code: A-1-2-D10-D14-srh-X000 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 5 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 6 |
|
| FPAY | Annual fee payment | ||
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 7 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| FPAY | Annual fee payment | ||
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 8 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 9 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 10 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 11 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 12 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 13 |
|
| FPAY | Annual fee payment |
Payment date: 20190329 Year of fee payment: 14 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 14 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 15 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 16 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 17 |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20230425 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20230425 |