KR100369502B1 - 반도체 패키지용 리드 프레임의 구조 - Google Patents
반도체 패키지용 리드 프레임의 구조 Download PDFInfo
- Publication number
- KR100369502B1 KR100369502B1 KR10-1999-0057600A KR19990057600A KR100369502B1 KR 100369502 B1 KR100369502 B1 KR 100369502B1 KR 19990057600 A KR19990057600 A KR 19990057600A KR 100369502 B1 KR100369502 B1 KR 100369502B1
- Authority
- KR
- South Korea
- Prior art keywords
- mounting plate
- chip mounting
- lead frame
- heat dissipation
- semiconductor package
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
Claims (4)
- 반도체칩(12)이 실장될 수 있는 칩탑재판(16)과, 칩탑재판(16)에 인접 배열되는 다수의 리드(20)와, 칩탑재판(16)을 잡아주도록 칩탑재판과 사이드레일을 연결하는 타이바(22)로 구성되어 열방출수단(18)을 갖도록 제조되는 반도체 패키지에 적용되는 리드프레임의 구조에 있어서,상기 칩탑재판(16)의 테두리는 경사진 경사부(28)로 형성된 것을 특징으로 하는 반도체 패키지용 리드프레임의 구조.
- 삭제
- 삭제
- 제 1 항에 있어서, 상기 경사부(28)는 15°내지 50°로 완만하게 형성된 것을 특징으로 하는 반도체 패키지용 리드프레임의 구조.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-1999-0057600A KR100369502B1 (ko) | 1999-12-14 | 1999-12-14 | 반도체 패키지용 리드 프레임의 구조 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-1999-0057600A KR100369502B1 (ko) | 1999-12-14 | 1999-12-14 | 반도체 패키지용 리드 프레임의 구조 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010056163A KR20010056163A (ko) | 2001-07-04 |
KR100369502B1 true KR100369502B1 (ko) | 2003-01-30 |
Family
ID=19625771
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-1999-0057600A KR100369502B1 (ko) | 1999-12-14 | 1999-12-14 | 반도체 패키지용 리드 프레임의 구조 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100369502B1 (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100781149B1 (ko) * | 2001-12-21 | 2007-11-30 | 삼성테크윈 주식회사 | 리드프레임 스트립 및 이를 이용한 반도체 패키지 제조 방법 |
JP5863599B2 (ja) | 2012-08-21 | 2016-02-16 | 三菱電機株式会社 | パワーモジュール |
-
1999
- 1999-12-14 KR KR10-1999-0057600A patent/KR100369502B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20010056163A (ko) | 2001-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6177724B1 (en) | Semiconductor device | |
US5195023A (en) | Integrated circuit package with strain relief grooves | |
KR100298692B1 (ko) | 반도체패키지제조용리드프레임구조 | |
US6239487B1 (en) | Lead frame with heat spreader and semiconductor package therewith | |
US20060263943A1 (en) | Leadframe alteration to direct compound flow into package | |
WO2005067526A3 (en) | Flipchip qfn package and method therefore | |
US10770377B2 (en) | Leadframe die pad with partially-etched groove between through-hole slots | |
US5252783A (en) | Semiconductor package | |
KR970067818A (ko) | 비지에이 패키지 | |
US5834837A (en) | Semiconductor package having leads with step-shaped dimples | |
KR100369502B1 (ko) | 반도체 패키지용 리드 프레임의 구조 | |
US6316829B1 (en) | Reinforced semiconductor package | |
JP3787131B2 (ja) | Bgaパッケージの製造に用いるモールド金型 | |
KR970072361A (ko) | Bga 반도체 패키지 | |
KR100244721B1 (ko) | 반도체패키지 | |
KR950006232Y1 (ko) | 반도체 패키지용 리드프레임 패들 | |
KR950006442Y1 (ko) | 반도체 패키지용 리드프레임 | |
KR100191077B1 (ko) | 반도체패키지용 히트 슬러그 구조 | |
KR200169135Y1 (ko) | 반도체 패키지(Semiconductor package) | |
KR100370841B1 (ko) | 반도체패키지 | |
KR100384079B1 (ko) | 반도체 패키지 | |
KR0129004Y1 (ko) | 리드 프레임 | |
KR100234351B1 (ko) | 리드 프레임 | |
KR0152943B1 (ko) | 리드 프레임 및 반도체 패키지 | |
KR200176241Y1 (ko) | 반도체 패키지 구조 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130108 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20140106 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20150106 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20160105 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20170110 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20180108 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20190108 Year of fee payment: 17 |