KR100362703B1 - 박막트랜지스터 제조방법 - Google Patents

박막트랜지스터 제조방법 Download PDF

Info

Publication number
KR100362703B1
KR100362703B1 KR1019990049938A KR19990049938A KR100362703B1 KR 100362703 B1 KR100362703 B1 KR 100362703B1 KR 1019990049938 A KR1019990049938 A KR 1019990049938A KR 19990049938 A KR19990049938 A KR 19990049938A KR 100362703 B1 KR100362703 B1 KR 100362703B1
Authority
KR
South Korea
Prior art keywords
gate
pattern
ion implantation
auxiliary
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019990049938A
Other languages
English (en)
Korean (ko)
Other versions
KR20010046242A (ko
Inventor
황장원
김동환
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR1019990049938A priority Critical patent/KR100362703B1/ko
Priority to JP2000343935A priority patent/JP4566388B2/ja
Priority to US09/709,648 priority patent/US6340609B1/en
Publication of KR20010046242A publication Critical patent/KR20010046242A/ko
Application granted granted Critical
Publication of KR100362703B1 publication Critical patent/KR100362703B1/ko
Assigned to 삼성디스플레이 주식회사 reassignment 삼성디스플레이 주식회사 권리지분의 전부이전등록 Assignors: 삼성전자 주식회사
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/021Manufacture or treatment of multiple TFTs
    • H10D86/0231Manufacture or treatment of multiple TFTs using masks, e.g. half-tone masks
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6704Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H10D30/6715Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes characterised by the doping profiles, e.g. having lightly-doped source or drain extensions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Landscapes

  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Liquid Crystal (AREA)
KR1019990049938A 1999-11-11 1999-11-11 박막트랜지스터 제조방법 Expired - Lifetime KR100362703B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019990049938A KR100362703B1 (ko) 1999-11-11 1999-11-11 박막트랜지스터 제조방법
JP2000343935A JP4566388B2 (ja) 1999-11-11 2000-11-10 薄膜トランジスタ製造方法
US09/709,648 US6340609B1 (en) 1999-11-11 2000-11-13 Method of forming thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019990049938A KR100362703B1 (ko) 1999-11-11 1999-11-11 박막트랜지스터 제조방법

Publications (2)

Publication Number Publication Date
KR20010046242A KR20010046242A (ko) 2001-06-05
KR100362703B1 true KR100362703B1 (ko) 2002-11-29

Family

ID=19619573

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019990049938A Expired - Lifetime KR100362703B1 (ko) 1999-11-11 1999-11-11 박막트랜지스터 제조방법

Country Status (3)

Country Link
US (1) US6340609B1 (https=)
JP (1) JP4566388B2 (https=)
KR (1) KR100362703B1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100900543B1 (ko) * 2002-11-14 2009-06-02 삼성전자주식회사 박막 트랜지스터 기판의 다결정 규소 박막 트랜지스터 및그의 형성 방법

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6140160A (en) 1997-07-28 2000-10-31 Micron Technology, Inc. Method for fabricating a simplified CMOS polysilicon thin film transistor and resulting structure
GB2399998B (en) * 2001-02-01 2005-04-13 Fujitsu Ltd Communications systems
KR100719933B1 (ko) * 2006-04-06 2007-05-18 비오이 하이디스 테크놀로지 주식회사 다결정 실리콘 채널을 갖는 박막 트랜지스터의 제조방법
US8153513B2 (en) * 2006-07-25 2012-04-10 Silicon Genesis Corporation Method and system for continuous large-area scanning implantation process

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6265455A (ja) * 1985-09-18 1987-03-24 Toshiba Corp 表示装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02226727A (ja) * 1989-02-28 1990-09-10 Oki Electric Ind Co Ltd Ldd型mos半導体装置の製造方法
US5849601A (en) * 1990-12-25 1998-12-15 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
JPH0555258A (ja) * 1991-08-29 1993-03-05 Sharp Corp 薄膜トランジスタの製造方法
JP2809247B2 (ja) * 1992-02-12 1998-10-08 シャープ株式会社 薄膜半導体素子の製造方法
JP3257086B2 (ja) * 1992-11-12 2002-02-18 セイコーエプソン株式会社 相補性薄膜半導体装置の製造方法
EP0923138B1 (en) * 1993-07-26 2002-10-30 Seiko Epson Corporation Thin -film semiconductor device, its manufacture and display sytem
JP3139896B2 (ja) * 1993-11-05 2001-03-05 株式会社東芝 半導体レイアウト方法
JP3578424B2 (ja) * 1995-09-13 2004-10-20 シャープ株式会社 アクティブマトリクス基板の製造方法
JP3476320B2 (ja) * 1996-02-23 2003-12-10 株式会社半導体エネルギー研究所 半導体薄膜およびその作製方法ならびに半導体装置およびその作製方法
KR100495794B1 (ko) * 1997-10-17 2005-09-28 삼성전자주식회사 액정표시장치용박막트랜지스터
JPH1197705A (ja) * 1997-09-23 1999-04-09 Semiconductor Energy Lab Co Ltd 半導体集積回路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6265455A (ja) * 1985-09-18 1987-03-24 Toshiba Corp 表示装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100900543B1 (ko) * 2002-11-14 2009-06-02 삼성전자주식회사 박막 트랜지스터 기판의 다결정 규소 박막 트랜지스터 및그의 형성 방법

Also Published As

Publication number Publication date
JP4566388B2 (ja) 2010-10-20
KR20010046242A (ko) 2001-06-05
JP2001177107A (ja) 2001-06-29
US6340609B1 (en) 2002-01-22

Similar Documents

Publication Publication Date Title
US7402468B2 (en) Flat panel display and method of fabricating the same
EP0923134B1 (en) Active matrix circuit board and method of manufacturing it
US8018544B2 (en) Flat panel display and method for fabricating the same
KR100355713B1 (ko) 탑 게이트 방식 티에프티 엘시디 및 제조방법
US8624298B2 (en) Display device including thin film transistor
KR100697262B1 (ko) 탑 게이트형 폴리실리콘 박막트랜지스터 기판의 제조방법
KR100697263B1 (ko) 탑 게이트형 폴리실리콘 박막트랜지스터 제조방법
KR100307457B1 (ko) 박막 트랜지스터의 제조 방법
JP2000147556A (ja) 液晶表示装置及び液晶表示装置の基板製造方法
US6429079B1 (en) Semiconductor device and manufacturing method thereof
KR100362703B1 (ko) 박막트랜지스터 제조방법
US6974972B1 (en) Thin-film transistor, and liquid crystal display device using the same
US7112476B2 (en) Polycrystalline silicon liquid crystal display device and fabrication method thereof
JP2003075870A (ja) 平面表示装置およびその製造方法
KR100290900B1 (ko) 정전기 보호용 트랜지스터의 제조 방법
KR100580391B1 (ko) 다결정 규소 박막 트랜지스터 및 이를 포함하는 액정 표시 장치용 박막 트랜지스터 기판 및 그 제조 방법
KR20000066450A (ko) 정전기 보호용 트랜지스터 및 그의 제조 방법
KR20060018134A (ko) 박막 트랜지스터 기판 및 그 제조방법
JP2010010225A (ja) 半導体装置およびその製造方法
KR20060018138A (ko) 박막 트랜지스터 기판 및 그 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19991111

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20010730

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20020329

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20010730

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

AMND Amendment
J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

Patent event date: 20020423

Comment text: Request for Trial against Decision on Refusal

Patent event code: PJ02012R01D

Patent event date: 20020329

Comment text: Decision to Refuse Application

Patent event code: PJ02011S01I

Appeal kind category: Appeal against decision to decline refusal

Decision date: 20020926

Appeal identifier: 2002101001664

Request date: 20020423

PB0901 Examination by re-examination before a trial

Comment text: Amendment to Specification, etc.

Patent event date: 20020423

Patent event code: PB09011R02I

Comment text: Request for Trial against Decision on Refusal

Patent event date: 20020423

Patent event code: PB09011R01I

B701 Decision to grant
PB0701 Decision of registration after re-examination before a trial

Patent event date: 20020926

Comment text: Decision to Grant Registration

Patent event code: PB07012S01D

Patent event date: 20020605

Comment text: Transfer of Trial File for Re-examination before a Trial

Patent event code: PB07011S01I

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20021114

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20021115

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20051007

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20061030

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20071029

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20081027

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20091014

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20101014

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20111017

Start annual number: 10

End annual number: 10

FPAY Annual fee payment

Payment date: 20121015

Year of fee payment: 11

PR1001 Payment of annual fee

Payment date: 20121015

Start annual number: 11

End annual number: 11

FPAY Annual fee payment

Payment date: 20131031

Year of fee payment: 12

PR1001 Payment of annual fee

Payment date: 20131031

Start annual number: 12

End annual number: 12

FPAY Annual fee payment

Payment date: 20141030

Year of fee payment: 13

PR1001 Payment of annual fee

Payment date: 20141030

Start annual number: 13

End annual number: 13

FPAY Annual fee payment

Payment date: 20151030

Year of fee payment: 14

PR1001 Payment of annual fee

Payment date: 20151030

Start annual number: 14

End annual number: 14

FPAY Annual fee payment

Payment date: 20171101

Year of fee payment: 16

PR1001 Payment of annual fee

Payment date: 20171101

Start annual number: 16

End annual number: 16

FPAY Annual fee payment

Payment date: 20181101

Year of fee payment: 17

PR1001 Payment of annual fee

Payment date: 20181101

Start annual number: 17

End annual number: 17

PC1801 Expiration of term

Termination date: 20200511

Termination category: Expiration of duration