KR100297901B1 - 고성능집적회로용의저rc다중레벨배선방법 - Google Patents

고성능집적회로용의저rc다중레벨배선방법 Download PDF

Info

Publication number
KR100297901B1
KR100297901B1 KR1019920026431A KR920026431A KR100297901B1 KR 100297901 B1 KR100297901 B1 KR 100297901B1 KR 1019920026431 A KR1019920026431 A KR 1019920026431A KR 920026431 A KR920026431 A KR 920026431A KR 100297901 B1 KR100297901 B1 KR 100297901B1
Authority
KR
South Korea
Prior art keywords
layer
nitride
flat surface
metal
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019920026431A
Other languages
English (en)
Korean (ko)
Other versions
KR930014953A (ko
Inventor
메흐르다드엠.모슬레히
Original Assignee
윌리엄 비. 켐플러
텍사스 인스트루먼츠 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윌리엄 비. 켐플러, 텍사스 인스트루먼츠 인코포레이티드 filed Critical 윌리엄 비. 켐플러
Publication of KR930014953A publication Critical patent/KR930014953A/ko
Application granted granted Critical
Publication of KR100297901B1 publication Critical patent/KR100297901B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/072—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/076—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42—Vias, e.g. via plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/435—Cross-sectional shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/46—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts comprising air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/47—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts comprising two or more dielectric layers having different properties, e.g. different dielectric constants
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/495—Capacitive arrangements or effects of, or between wiring layers

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
KR1019920026431A 1991-12-31 1992-12-30 고성능집적회로용의저rc다중레벨배선방법 Expired - Lifetime KR100297901B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US81645691A 1991-12-31 1991-12-31
US816,456 1991-12-31

Publications (2)

Publication Number Publication Date
KR930014953A KR930014953A (ko) 1993-07-23
KR100297901B1 true KR100297901B1 (ko) 2001-10-22

Family

ID=25220676

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920026431A Expired - Lifetime KR100297901B1 (ko) 1991-12-31 1992-12-30 고성능집적회로용의저rc다중레벨배선방법

Country Status (4)

Country Link
EP (1) EP0550910A1 (https=)
JP (1) JPH05347359A (https=)
KR (1) KR100297901B1 (https=)
TW (1) TW218422B (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0722583A (ja) * 1992-12-15 1995-01-24 Internatl Business Mach Corp <Ibm> 多層回路装置
JPH08172132A (ja) * 1994-09-15 1996-07-02 Texas Instr Inc <Ti> マルチレベル相互接続部の容量および性能を最適化する素子および方法
US6255712B1 (en) * 1999-08-14 2001-07-03 International Business Machines Corporation Semi-sacrificial diamond for air dielectric formation
DE10034020A1 (de) 2000-07-07 2002-02-07 Infineon Technologies Ag Metallisierungsanordnung für Halbleiterstruktur und entsprechendes Herstellungsverfahren
WO2007093931A1 (en) * 2006-02-13 2007-08-23 Nxp B.V. Interconnect structure and method of manufacture

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4525733A (en) * 1982-03-03 1985-06-25 Eastman Kodak Company Patterning method for reducing hillock density in thin metal films and a structure produced thereby
JPS63249394A (ja) * 1987-04-06 1988-10-17 日本電気株式会社 多層回路基板
JPH02220464A (ja) * 1989-02-22 1990-09-03 Toshiba Corp 半導体装置及びその製造方法
JP3074713B2 (ja) * 1990-09-18 2000-08-07 日本電気株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0550910A1 (en) 1993-07-14
JPH05347359A (ja) 1993-12-27
TW218422B (https=) 1994-01-01
KR930014953A (ko) 1993-07-23

Similar Documents

Publication Publication Date Title
US5372969A (en) Low-RC multi-level interconnect technology for high-performance integrated circuits
US6143646A (en) Dual in-laid integrated circuit structure with selectively positioned low-K dielectric isolation and method of formation
US6531783B1 (en) Method of via formation for multilevel interconnect integrated circuits
US6016000A (en) Ultra high-speed chip semiconductor integrated circuit interconnect structure and fabrication method using free-space dielectrics
US6124198A (en) Ultra high-speed chip interconnect using free-space dielectrics
US6087250A (en) Semiconductor device having multilayered metal interconnection structure and manufacturing method thereof
US6566737B2 (en) Passivation structure for an integrated circuit
US6121146A (en) Method for forming contact plugs of a semiconductor device
JP2791768B2 (ja) 半導体装置の金属配線の形成方法
US6348734B1 (en) Self-aligned copper interconnect architecture with enhanced copper diffusion barrier
US20050116342A1 (en) Device interconnection
US4920403A (en) Selective tungsten interconnection for yield enhancement
US6831001B2 (en) Method of fabricating a stacked local interconnect structure
US20110086470A1 (en) Additional metal routing in semiconductor devices
US6071812A (en) Method of forming a modified metal contact opening to decrease its aspect ratio for deep sub-micron processes
KR100297901B1 (ko) 고성능집적회로용의저rc다중레벨배선방법
US5498571A (en) Method of manufacturing a semiconductor device having reliable multi-layered wiring
US5869393A (en) Method for fabricating multi-level interconnection
US6812142B1 (en) Method and interlevel dielectric structure for improved metal step coverage
JP2000269325A (ja) 半導体装置およびその製造方法
US6399471B1 (en) Assorted aluminum wiring design to enhance chip-level performance for deep sub-micron application
US6835645B2 (en) Method for fabricating semiconductor device
KR100257481B1 (ko) 플러그 금속막을 구비한 반도체 소자의 금속배선 형성방법
US20250357315A1 (en) Zero track skip with in-line via to metal line connection
KR100398584B1 (ko) 반도체 소자의 제조 방법

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19921230

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19971230

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19921230

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20000530

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20010305

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20010525

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20010526

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20040412

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20050408

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20060502

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20070406

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20080407

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20090409

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20100429

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20110428

Start annual number: 11

End annual number: 11

FPAY Annual fee payment

Payment date: 20120427

Year of fee payment: 12

PR1001 Payment of annual fee

Payment date: 20120427

Start annual number: 12

End annual number: 12

EXPY Expiration of term
PC1801 Expiration of term

Termination date: 20130909

Termination category: Expiration of duration