KR100288183B1 - 국부디스큐클럭발생기회로소자를이용한클럭분배네트워크 - Google Patents

국부디스큐클럭발생기회로소자를이용한클럭분배네트워크 Download PDF

Info

Publication number
KR100288183B1
KR100288183B1 KR1019970709026A KR19970709026A KR100288183B1 KR 100288183 B1 KR100288183 B1 KR 100288183B1 KR 1019970709026 A KR1019970709026 A KR 1019970709026A KR 19970709026 A KR19970709026 A KR 19970709026A KR 100288183 B1 KR100288183 B1 KR 100288183B1
Authority
KR
South Korea
Prior art keywords
clock
clock signal
deskew
local
tree
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019970709026A
Other languages
English (en)
Korean (ko)
Other versions
KR19990022545A (ko
Inventor
이안 에이. 영
Original Assignee
피터 엔. 데트킨
인텔 코오퍼레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 피터 엔. 데트킨, 인텔 코오퍼레이션 filed Critical 피터 엔. 데트킨
Publication of KR19990022545A publication Critical patent/KR19990022545A/ko
Application granted granted Critical
Publication of KR100288183B1 publication Critical patent/KR100288183B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
KR1019970709026A 1995-06-07 1996-06-07 국부디스큐클럭발생기회로소자를이용한클럭분배네트워크 Expired - Fee Related KR100288183B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/486,935 US6229861B1 (en) 1995-06-07 1995-06-07 Clock distribution network utilizing local deskewing clock generator circuitry
US8/486,935 1995-06-07
PCT/US1996/009663 WO1996041443A1 (en) 1995-06-07 1996-06-07 Clock distribution network utilizing local deskewing clock generator circuitry

Publications (2)

Publication Number Publication Date
KR19990022545A KR19990022545A (ko) 1999-03-25
KR100288183B1 true KR100288183B1 (ko) 2001-05-02

Family

ID=23933717

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970709026A Expired - Fee Related KR100288183B1 (ko) 1995-06-07 1996-06-07 국부디스큐클럭발생기회로소자를이용한클럭분배네트워크

Country Status (8)

Country Link
US (1) US6229861B1 (enExample)
EP (1) EP0830761A1 (enExample)
JP (1) JPH11507482A (enExample)
KR (1) KR100288183B1 (enExample)
AU (1) AU6164296A (enExample)
IL (1) IL122413A (enExample)
TW (1) TW304318B (enExample)
WO (1) WO1996041443A1 (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW419901B (en) * 1997-06-27 2001-01-21 Hitachi Ltd Phase-locked ring circuit, data processing device and data process system
US6137316A (en) * 1998-06-09 2000-10-24 Siemens Aktiengesellschaft Integrated circuit with improved off chip drivers
US6460165B1 (en) * 1999-06-17 2002-10-01 University Of Rochester Model for simulating tree structured VLSI interconnect
US6556249B1 (en) * 1999-09-07 2003-04-29 Fairchild Semiconductors, Inc. Jitter cancellation technique for video clock recovery circuitry
US6731667B1 (en) 1999-11-18 2004-05-04 Anapass Inc. Zero-delay buffer circuit for a spread spectrum clock system and method therefor
KR100331566B1 (ko) * 2000-01-22 2002-04-06 윤종용 클럭 동기 회로 및 이를 구비하는 반도체 장치
US6536024B1 (en) * 2000-07-14 2003-03-18 International Business Machines Corporation Method for making integrated circuits having gated clock trees
US6650161B2 (en) * 2000-12-28 2003-11-18 Intel Corporation Clock distribution network having regulated power supply
US7174475B2 (en) * 2001-02-16 2007-02-06 Agere Systems Inc. Method and apparatus for distributing a self-synchronized clock to nodes on a chip
US6536025B2 (en) * 2001-05-14 2003-03-18 Intel Corporation Receiver deskewing of multiple source synchronous bits from a parallel bus
US7136443B2 (en) * 2001-10-26 2006-11-14 International Business Machines Corporation Sample selection and data alignment circuit
US6701507B1 (en) * 2001-12-14 2004-03-02 Sequence Design, Inc. Method for determining a zero-skew buffer insertion point
KR100454126B1 (ko) * 2002-01-15 2004-10-26 삼성전자주식회사 분리된 클록 라인을 구비한 정보 처리 시스템
US6657484B1 (en) 2002-05-30 2003-12-02 Texas Instruments Incorporated System and method for decoupling capacitance for an integrated circuit chip
US6703884B2 (en) 2002-05-30 2004-03-09 Texas Instruments Incorporated System and method for distributing a reference clock in an integrated circuit using filtered power supply line
US6882195B2 (en) * 2002-07-12 2005-04-19 Ics Technologies, Inc. Signal timing adjustment circuit with external resistor
US7075365B1 (en) 2004-04-22 2006-07-11 Altera Corporation Configurable clock network for programmable logic device
US8015533B1 (en) * 2004-09-21 2011-09-06 Golden Gate Technology, Inc. Method for matching timing on high fanout signal paths using routing guides
KR100780952B1 (ko) * 2006-06-27 2007-12-03 삼성전자주식회사 디스큐 장치 및 방법, 그리고 이를 이용한 데이터 수신장치및 방법
US8205182B1 (en) 2007-08-22 2012-06-19 Cadence Design Systems, Inc. Automatic synthesis of clock distribution networks
KR100915830B1 (ko) * 2008-03-12 2009-09-07 주식회사 하이닉스반도체 반도체 집적 회로
JP2015008025A (ja) 2013-06-25 2015-01-15 マイクロン テクノロジー， インク． 半導体装置
US10884450B2 (en) 2018-03-06 2021-01-05 Northrop Grumman Systems Corporation Clock distribution system
US10754371B1 (en) * 2019-11-13 2020-08-25 Northrop Grumman Systems Corporation Capacitive clock distribution system
US11231742B1 (en) 2021-03-08 2022-01-25 Northrop Grumman Systems Corporation Clock distribution resonator system
US11429135B1 (en) 2021-03-11 2022-08-30 Northrop Grumman Systems Corporation Clock distribution system

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1301261C (en) 1988-04-27 1992-05-19 Wayne D. Grover Method and apparatus for clock distribution and for distributed clock synchronization
US5376842A (en) 1991-12-20 1994-12-27 Mitsubishi Denki Kabushiki Kaisha Integrated circuit with reduced clock skew and divided power supply lines
US5059818A (en) * 1990-06-01 1991-10-22 Advanced Micro Devices, Inc. Self-regulating clock generator
US5339253A (en) 1991-06-14 1994-08-16 International Business Machines Corporation Method and apparatus for making a skew-controlled signal distribution network
US5307381A (en) 1991-12-27 1994-04-26 Intel Corporation Skew-free clock signal distribution network in a microprocessor
US5298866A (en) 1992-06-04 1994-03-29 Kaplinsky Cecil H Clock distribution circuit with active de-skewing
US5355035A (en) 1993-01-08 1994-10-11 Vora Madhukar B High speed BICMOS switches and multiplexers
KR100293596B1 (ko) * 1993-01-27 2001-09-17 가나이 쓰도무 Lsi내클럭분배회로
JPH06282350A (ja) * 1993-01-27 1994-10-07 Hitachi Ltd Ｌｓｉ内クロック分配回路
US5570054A (en) * 1994-09-26 1996-10-29 Hitachi Micro Systems, Inc. Method and apparatus for adaptive clock deskewing

Also Published As

Publication number Publication date
TW304318B (enExample) 1997-05-01
IL122413A0 (en) 1998-06-15
EP0830761A1 (en) 1998-03-25
KR19990022545A (ko) 1999-03-25
AU6164296A (en) 1996-12-30
US6229861B1 (en) 2001-05-08
WO1996041443A1 (en) 1996-12-19
IL122413A (en) 2000-08-31
EP0830761A4 (enExample) 1998-04-29
JPH11507482A (ja) 1999-06-29

Similar Documents

Publication Publication Date Title
KR100288183B1 (ko) 국부디스큐클럭발생기회로소자를이용한클럭분배네트워크
US8134415B2 (en) Electronic circuitry
JP3619352B2 (ja) 半導体集積回路装置
US6661736B2 (en) Apparatus and method for distributing a clock signal on a large scale integrated circuit
US5640112A (en) Clock signal distributing system
US7626465B2 (en) Electronic circuitry
US20080285375A1 (en) Semiconductor device, module including the semiconductor device, and system including the module
US7102450B2 (en) Method and apparatus for providing clock signals at different locations with minimal clock skew
US5517147A (en) Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits
US6057724A (en) Method and apparatus for synchronized clock distribution
US6985041B2 (en) Clock generating circuit and method
JP4305616B2 (ja) 制御及びアドレスクロック非分配型メモリシステム
US20020190805A1 (en) Electronic circuitry
Savaria et al. A fast CMOS voltage-controlled ring oscillator
CN1187273A (zh) 使用局部抗偏移时钟发生器电路系统的时钟分布网络
US20250286544A1 (en) Duty compensation scheme
KR0166167B1 (ko) 스큐 프리 클럭 신호 발생 회로
JP2000078004A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20130219

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

FPAY Annual fee payment

Payment date: 20140203

Year of fee payment: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20150206

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20150206