KR100257856B1 - Method of manufacturing a metal line of semiconductor device - Google Patents
Method of manufacturing a metal line of semiconductor device Download PDFInfo
- Publication number
- KR100257856B1 KR100257856B1 KR1019970054432A KR19970054432A KR100257856B1 KR 100257856 B1 KR100257856 B1 KR 100257856B1 KR 1019970054432 A KR1019970054432 A KR 1019970054432A KR 19970054432 A KR19970054432 A KR 19970054432A KR 100257856 B1 KR100257856 B1 KR 100257856B1
- Authority
- KR
- South Korea
- Prior art keywords
- thin film
- trench
- metal
- semiconductor device
- forming
- Prior art date
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 33
- 239000002184 metal Substances 0.000 title claims abstract description 33
- 239000004065 semiconductor Substances 0.000 title claims abstract description 18
- 238000004519 manufacturing process Methods 0.000 title description 2
- 238000000034 method Methods 0.000 claims abstract description 27
- 239000010409 thin film Substances 0.000 claims abstract description 25
- 239000012535 impurity Substances 0.000 claims abstract description 14
- 230000004888 barrier function Effects 0.000 claims abstract description 9
- 239000000758 substrate Substances 0.000 claims abstract description 5
- 239000010949 copper Substances 0.000 claims description 24
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 22
- 229910052802 copper Inorganic materials 0.000 claims description 22
- 239000010408 film Substances 0.000 claims description 11
- 238000000151 deposition Methods 0.000 claims description 7
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 6
- 239000007789 gas Substances 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 claims description 4
- 239000011777 magnesium Substances 0.000 claims description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 3
- 229910052786 argon Inorganic materials 0.000 claims description 3
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 claims description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 2
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 claims description 2
- 229910017052 cobalt Inorganic materials 0.000 claims description 2
- 239000010941 cobalt Substances 0.000 claims description 2
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 229910052749 magnesium Inorganic materials 0.000 claims description 2
- 229910052697 platinum Inorganic materials 0.000 claims description 2
- 238000005498 polishing Methods 0.000 claims description 2
- 229910052709 silver Inorganic materials 0.000 claims description 2
- 239000004332 silver Substances 0.000 claims description 2
- 239000000126 substance Substances 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 claims 1
- -1 cobalt nitride Chemical class 0.000 claims 1
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
본 발명은 반도체 소자의 금속 배선 형성 방법에 관한 것으로, 특히 구리(Cu) 박막을 금속 배선용으로 사용하는 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for forming metal wirings in semiconductor devices, and more particularly, to a method of using a copper (Cu) thin film for metal wiring.
일반적으로, 반도체 소자의 전도층 재료로 많이 사용되고 있는 알루미늄(Al) 합금은 낮은 융점과 높은 비저항 등의 특성으로 인하여 초대규모 집적회로(Ultra Large Scale Integration)급 반도체 소자에서는 더 이상의 적용이 어렵게 되었다. 따라서, 대체 재료의 필요성이 대두되었고, 그러한 재료 중의 하나가 바로 높은 전도도 특성을 갖는 구리 합금이다.In general, aluminum (Al) alloys, which are widely used as conductive layer materials of semiconductor devices, are difficult to be applied in ultra large scale integration class semiconductor devices due to their low melting point and high resistivity. Thus, there is a need for alternative materials, one of which is copper alloys having high conductivity properties.
그러나 금속 배선으로 구리 박막을 이용하게 되는 차세대 반도체 소자는 매우 협소한 디자인 룰(design rule)을 갖기 때문에 구리 박막의 증착시 층덮힘(stepcoverage)이 양호한 화학기상증착법(CVD)으로 증착되어야 한다. 하지만 아직까지 구리 박막 증착 공정 기술 개발 현황은 물리기상증착법(PVD)을 이용한 구리 박막 증착은 용이하나 화학기상증착법을 이용한 구리 박막의 증착은 충분하게 개발되어 있지 않은 실정이다.However, since next-generation semiconductor devices using copper thin films as metal wirings have very narrow design rules, they should be deposited by chemical vapor deposition (CVD) with good step coverage during the deposition of copper thin films. However, the current development of copper thin film deposition process technology is easy to deposit copper thin film using physical vapor deposition (PVD), but the deposition of copper thin film using chemical vapor deposition has not been sufficiently developed.
본 발명은 상기한 문제점을 해결하여 소자의 전기적 특성이 우수한 금속 배선층을 형성하는데 그 목적이 있다.An object of the present invention is to solve the above problems to form a metal wiring layer excellent in the electrical characteristics of the device.
상술한 목적을 달성하기 위한 본 발명에 따른 반도체 소자의 금속 배선 형성 방법은, 반도체 소자를 형성하기 위한 여러 요소가 형성된 구조의 기판 상부에 절연막을 증착하고, 상기 절연막의 선택된 부분에 트렌치를 형성하는 단계와, 상기 트렌치를 포함하는 전체 구조 상부에 장벽층, 순수 금속 박막 및 불순물 함유 금속 박막을 순차로 증착한 후, 열처리로 리플로우 시켜 상기 트렌치의 내부가 완전히 매립되도록 하는 단계와, 에치 백 공정 및 평탄화 공정으로 상기 트렌치 내부에 금속 배선이 형성되도록 하는 단계로 이루어지는 것을 특징으로 한다.According to an aspect of the present invention, there is provided a method for forming a metal wiring of a semiconductor device, the method including: depositing an insulating film on a substrate having a structure in which various elements for forming the semiconductor device are formed, and forming a trench in a selected portion of the insulating film; And depositing a barrier layer, a pure metal thin film, and an impurity containing metal thin film on top of the entire structure including the trench, and then reflowing by heat treatment so that the inside of the trench is completely buried. And forming a metal line in the trench by a planarization process.
도 1(a) 내지 도 1(c)는 본 발명에 따른 반도체 소자의 금속 배선 형성 방법을 설명하기 위해 순차적으로 도시한 단면도.1 (a) to 1 (c) are cross-sectional views sequentially shown to explain a method for forming metal wirings of a semiconductor device according to the present invention.
<도면의 주요 부분에 대한 부호 설명><Description of the symbols for the main parts of the drawings>
11 : 기판 12 : 절연막11
13 : 장벽층 14A : 순수 구리 박막13:
14B : 불순물 함유 구리 박막14B: Impurity-containing copper thin film
이하, 첨부된 도면을 참조하여 본 발명을 상세히 설명하기로 한다.Hereinafter, with reference to the accompanying drawings will be described in detail the present invention.
도 1(a) 내지 도 1(c)는 본 발명에 따른 반도체 소자의 금속 배선 형성 방법을 설명하기 위해 순차적으로 도시한 단면도이다.1 (a) to 1 (c) are cross-sectional views sequentially shown to explain a method for forming metal wirings of a semiconductor device according to the present invention.
도 1(a)에 도시된 것과 같이, 반도체 소자를 형성하기 위한 여러 요소가 형성된 구조의 기판(11) 상부에 절연막(12)을 증착하고, 금속 배선이 형성될 영역을 식각하여 트렌치(A)를 형성한다. 그리고 나서 트렌치(A)를 포함하는 전체 구조 상부에 장벽층(barrier material ; 13), 순수한 성분의 구리 박막(14A) 및 불순물이 함유된 구리 박막(14B)을 순차로 증착을 증착한다. 이 때 절연막(12)은 실리콘산화막(SiO2), BPSG막 및 질화산화막(oxynitride)중 적어도 어느 하나를 사용하여 화학기상증착법으로 증착하고, 장벽층(13)은 타이타늄나이트라이드(TiN), 코발트나이트라이드(CoN) 및 텅스텐나이트라이드(WN) 중 어느 하나를 사용한다. 또한, 순수한 성분의 구리 박막(14A) 및 불순물이 함유된 구리 박막(14B)은 증착이 용이한 물리기상증착법을 이용하여 증착하고, 불순물로는 5 % 미만인 미량의 마그네슘(Mg)이나 게르마늄(Ge)과 같은 금속등을 사용한다. 금속 배선용 재료로 위와 같은 구리 이외에 차세대 반도체 소자 재료로 적용 가능한 금속 즉, 금(Au), 은(Ag), PZT, BST 및 플래티늄(Pt)등을 사용하는 경우에도 본 발명에 따른 방법의 적용이 가능하다.As illustrated in FIG. 1A, an
도 1(b)는 아르곤(Ar) 가스와 질소(N2) 가스의 저압 분위기(0.05 Torr ∼ 50 Torr)에서 600 ℃ 이하로 열처리한 구조의 단면도이다. 아르곤 가스와 질소 가스 분위기에 노출된 불순물이 함유된 구리 박막(14B)은, 열처리에 의하여 불순물 원자가 일부 이동하게 된다. 이로 인하여 순수한 성분의 구리 박막(14A) 및 불순물이 함유된 구리 박막(14B)이 리플로우 되면서 트렌치(A) 내부는 순수한 구리층만으로 완전한 층덮힘이 되어 매립 된다.FIG. 1B is a cross-sectional view of a structure heat-treated at 600 ° C. or less in a low pressure atmosphere (0.05 Torr to 50 Torr) of argon (Ar) gas and nitrogen (N 2 ) gas. In the copper
도 1(c)에 도시된 것과 같이, 리플로우된 불순물이 함유된 구리 박막(14B), 순수한 성분의 구리 박막(14A) 및 장벽층(13)을 화학적기계연마법(CMP)을 이용하여 평탄화 시킴으로써 트렌치(A) 내부에 층덮힘이 양호한 금속 배선을 완성할 수 있게 된다.As shown in Fig. 1 (c), the copper
상술한 바와 같이 본 발명에 의하면, 구리 금속을 반도체 소자에 적용하게 됨에 따라 소자의 신뢰성이 향상되고, 제조 공정시 구리 박막을 증착이 용이한 물리기상증착법으로 증착하고도 열처리를 통하여 화학기상증착법에서 얻을 수 있는 층덮힘 효과를 갖을 수 있게 된다.As described above, according to the present invention, as the copper metal is applied to the semiconductor device, the reliability of the device is improved, and in the chemical vapor deposition method, the copper thin film is deposited by physical vapor deposition which is easy to deposit during the manufacturing process. It can have a layering effect that can be obtained.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970054432A KR100257856B1 (en) | 1997-10-23 | 1997-10-23 | Method of manufacturing a metal line of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970054432A KR100257856B1 (en) | 1997-10-23 | 1997-10-23 | Method of manufacturing a metal line of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR19990033163A KR19990033163A (en) | 1999-05-15 |
KR100257856B1 true KR100257856B1 (en) | 2000-06-01 |
Family
ID=19523269
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970054432A KR100257856B1 (en) | 1997-10-23 | 1997-10-23 | Method of manufacturing a metal line of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100257856B1 (en) |
-
1997
- 1997-10-23 KR KR1019970054432A patent/KR100257856B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR19990033163A (en) | 1999-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100347743B1 (en) | Plasma treatment to enhance inorganic dielectric adhesion to copper | |
KR100339179B1 (en) | Copper interconnection structure incorporating a metal seed layer | |
US5614437A (en) | Method for fabricating reliable metallization with Ta-Si-N barrier for semiconductors | |
US6150270A (en) | Method for forming barrier layer for copper metallization | |
KR0147682B1 (en) | Method for manufacturing metal wiring of semiconductor device | |
US20060138661A1 (en) | Agglomeration control using early transition metal alloys | |
KR20040052345A (en) | Fabricating method of semiconductor device | |
US6054382A (en) | Method of improving texture of metal films in semiconductor integrated circuits | |
GB2390223A (en) | Capacitor for a semiconductor device and method of manufacture | |
KR100459332B1 (en) | Metal wiring formation method of semiconductor device | |
US7105928B2 (en) | Copper wiring with high temperature superconductor (HTS) layer | |
JPH06181212A (en) | Manufacture of semiconductor device | |
US8587128B2 (en) | Damascene structure | |
KR20010048302A (en) | Contact forming method for semiconductor device | |
KR100257856B1 (en) | Method of manufacturing a metal line of semiconductor device | |
KR100701673B1 (en) | METHOD FOR FORMING Cu WIRING OF SENICONDUCTOR DEVICE | |
JP2004531900A (en) | Method of selectively alloying interconnect areas by deposition process | |
KR20000044851A (en) | Method for forming copper alloy wiring of semiconductor device | |
KR100283110B1 (en) | Metal wiring formation method of semiconductor device | |
JPH10125785A (en) | Method of forming wiring of semiconductor integrated circuit | |
KR100282230B1 (en) | Manufacturing Method for Interconnection of Semiconductor Devices | |
KR100459947B1 (en) | Method of forming a metal line of semiconductor device | |
KR100376259B1 (en) | Method of forming a copper wiring in a semiconductor device | |
KR100197992B1 (en) | Forming method for metal wiring in semiconductor device | |
KR100414745B1 (en) | Method for forming metal interconnection of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20090223 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |