KR0178214B1 - Video signal distinguishing device in plasma display panel - Google Patents
Video signal distinguishing device in plasma display panel Download PDFInfo
- Publication number
- KR0178214B1 KR0178214B1 KR1019950055672A KR19950055672A KR0178214B1 KR 0178214 B1 KR0178214 B1 KR 0178214B1 KR 1019950055672 A KR1019950055672 A KR 1019950055672A KR 19950055672 A KR19950055672 A KR 19950055672A KR 0178214 B1 KR0178214 B1 KR 0178214B1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- video signal
- counter
- video
- discrimination
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/08—Separation of synchronising signals from picture signals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/38—Starting, stopping or resetting the counter
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Multimedia (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Plasma & Fusion (AREA)
- Signal Processing (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Television Systems (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
본 발명은 피디피 티브이(PDP TV)의 영상신호 판별장치에 관한 것으로, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호가 유신호인 경우, 동기분리부에서 분리된 수평동기신호(Hs)에 의거하여 버스트신호가 존재하는 구간에 상응하는 클럭이 제1카운터와 제2카운터를 통해 계수되고, AND 게이트의 출력단으로부터 출력되는 논리신호에 의거하여 D플립플롭으로부터 하이레벨신호, 즉 선택된 채널의 영상신호가 유신호라는 판별신호가 발생되고, 선택된 채널의 영상신호가 무신호인 경우, 수평동기신호(Hs)가 존재하지 않으므로, D플립플롭으로부터 로우레벨신호, 즉 선택된 채널의 영상신호가 무신호라는 판별신호가 발생되므로써, 선택된 채널의 유무판별신호에 의거하여 신호처리과정을 다르게 지정할 수 있으므로, 선택된 채널이 무신호인 경우에 발생되는 PDP TV의 오동작을 사전에 방지할 수 있도록 한 것이다.The present invention relates to a video signal discrimination apparatus of a PDP TV, and when the video signal of a channel selected based on a selection signal from the outside is a flow signal, based on a horizontal synchronous signal (Hs) separated by a synchronization separator. Therefore, the clock corresponding to the section in which the burst signal exists is counted through the first counter and the second counter, and the high level signal from the D flip-flop, that is, the video signal of the selected channel based on the logic signal output from the output terminal of the AND gate. If a discrimination signal of a pseudo signal is generated and the video signal of the selected channel is no signal, the horizontal synchronization signal Hs does not exist, and thus a low level signal from the D flip-flop, that is, the discrimination signal of the video signal of the selected channel is no signal Is generated, the signal processing process can be specified differently based on the presence or absence discrimination signal of the selected channel. This is to prevent the malfunction of PDP TV that occurs in the first place.
Description
제1도는 본 발명의 바람직한 실시예에 따른 피디피 티브이(PDP TV)의 영상신호 판별장치의 개략적인 블록구성도.1 is a schematic block diagram of an apparatus for determining a video signal of a PDP TV according to a preferred embodiment of the present invention.
제2도는 본 발명에 따른 판별결과로서, 영상신호가 유신호인 경우를 설명하기 위한 도면.2 is a diagram for explaining a case where a video signal is a flow signal as a result of discrimination according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
110 : 동기분리부 120, 125 : 카운터110: sync separation unit 120, 125: counter
130 : AND 게이트 140 : D플립플롭130: AND gate 140: D flip-flop
본 발명은 PDP TV(PLASMA DISPLAY PANEL TELEVISION; 이하 PDP TV라고 약칭함)에 관한 것으로, 보다 상세하게는 외부로부터의 선택신호에 의거하여 선택된 채널에 대한 영상신호의 존재유무를 판별하여 그에 따른 판별신호를 출력할 수 있도록 한 피디피 티브이(PDP TV)의 영상신호 판별장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a PDP TV (abbreviated as PDP TV), and more particularly, to determine whether a video signal exists for a selected channel based on a selection signal from the outside, and accordingly, a discrimination signal. The present invention relates to a video signal discrimination apparatus of a PDP TV.
최근에, 표시면적이 크고 용적이 작은, 이른바 평면형 표시장치에 관한 많은 연구가 그와 관련된 여러 분야에서 지속적으로 연구되고 있다.In recent years, many studies on so-called flat display devices having large display areas and small volumes have been continuously conducted in various fields related thereto.
상기한 평면형 표시장치에는 일렉트로 루미네센스(ELECTRO LUMINESCEN CE), 발광 다이오드(LIGHT EMITTING DIODE), PDP 등의 능동소자와 액정표시장치(LIQUID CRYSTAL DISPLAY), 일렉트로 크로믹 표시장치(ELECTRO CHROMI C DISPLAY) 등의 수동소자가 있으며, 본 발명은 실질적으로 능동소자 중의 하나인 PDP에 관련된다.The flat display device includes an active element such as an electroluminescence CE, a light emitting diode, a PDP, a liquid crystal display, an electrochromic display, and an electrochromic display. There is a passive element such as the present invention, and the present invention relates to a PDP which is substantially one of the active elements.
한편, PDP TV는 방송국으로부터 전송되는 영상신호를 설정된 소정갯수(예를 들면, 480 라인)의 수평라인 영상신호를 선택한 다음, 수평라인 영상신호 중에서도 버스트신호와 휘도신호를 제외한 실질적인 영상신호가 존재하는 구간만을 샘플링하여 PDP TV의 화면으로 디스플레이한다.On the other hand, the PDP TV selects a predetermined number of horizontal line video signals (e.g., 480 lines) from which a video signal transmitted from a broadcasting station is set, and then, among the horizontal line video signals, substantial video signals other than burst signals and luminance signals exist. Only the section is sampled and displayed on the screen of the PDP TV.
이때, 영상신호를 샘플링하는데 있어서, 기준이 되는 신호는 수평동기신호와 수직동기신호이다.At this time, in sampling the video signal, a reference signal is a horizontal synchronization signal and a vertical synchronization signal.
그러나, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호가 유신호이면 수평동기신호와 수직동기신호가 존재하지만, 선택된 채널의 영상신호가 무신호, 즉 노이즈인 경우 수평동기신호와 수직동기신호가 존재하지 않기 때문에, 신호처리과정에서 PDP TV의 오동작을 발생시킬 수 있는 문제점이 있다.However, if the video signal of the channel selected based on the selection signal from the outside is a valid signal, there is a horizontal sync signal and a vertical sync signal. However, if the video signal of the selected channel is no signal, that is, a noise, the horizontal sync signal and the vertical sync signal are Since it does not exist, there is a problem that may cause a malfunction of the PDP TV in the signal processing.
따라서, 본 발명은 상기한 바와 같은 문제점을 감안하여 안출한 것으로, 선택된 채널의 영상신호 중에 포함되어 있는 버스트신호를 이용하여 영상신호의 유무를 판별하는 피디피 티브이(PDP TV)의 영상신호 판별장치를 제공하는데 그 목적이 있다.Accordingly, the present invention has been made in view of the above-described problems, and an apparatus for discriminating a video signal of a PDP TV for determining the presence or absence of a video signal by using a burst signal included in a video signal of a selected channel is provided. The purpose is to provide.
상기 목적을 달성하기 위하여 본 발명은, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호를 판별하는 피디피 티브이(PDP TV)장치에 있어서, 상기 영상신호 중에 포함되어 있는 수평동기신호를 분리하기 위한 동기분리수단과, 상기 동기분리수단에서 분리된 수평동기신호의 라이징에지부터 외부로부터 제공되는 클럭을 계수하여 상기 영상신호가 안정되는 소정갯수 이후부터 상기 수평동기신호의 폴링에지까지 하이레벨신호를 발생하는 제1카운터와, 상기 수평동기신호의 라이징에지부터 상기 외부로부터의 클럭을 계수하여 버스트신호가 존재하는 구간 동안 하이레벨신호를 발생하는 제2카운터와, 상기 제1카운터로부터의 출력신호를 일측입력단으로 입력하고, 상기 제2카운터로부터의 출력신호를 타측입력단으로 하여 상기 버스트신호가 존재하는 구간에 상응하는 논리신호를 발생하는 논리수단과, 외부로부터의 뮤트신호에 의거하여 리셋되며, 상기 논리수단으로부터 발생되는 논리신호에 의거하여 상기 선택된 채널에 대한 영상신호의 유무판별신호를 발생하는 D플립플롭으로 구성된 것을 특징으로 하는 피디피 티브이(PDP TV)의 영상신호 판별장치를 제공한다.In order to achieve the above object, the present invention, in the PDP TV device for determining the video signal of the selected channel based on the selection signal from the outside, for separating the horizontal synchronization signal included in the video signal A high level signal is generated from the rising edge of the horizontal synchronizing signal separated by the synchronizing separating means and the clock provided from the outside to a falling edge of the horizontal synchronizing signal after a predetermined number of times when the video signal is stabilized. A first counter, a second counter generating a high level signal during a burst signal period by counting a clock from the outside of the rising edge of the horizontal synchronization signal, and an output signal from the first counter. The burst signal is inputted to an input terminal and the output signal from the second counter is used as the other input terminal. Logic means for generating a logic signal corresponding to an existing section, and reset based on the mute signal from the outside, and generates a presence or absence discrimination signal of the video signal for the selected channel based on the logic signal generated from the logic means The present invention provides a video signal discrimination apparatus for a PDP TV.
본 발명의 상기 및 기타 목적과 여러 가지 장점은 이 기술분야의 숙련된 사람들에 의해 첨부된 도면을 참조하여 하기에 기술되는 본 발명의 바람직한 실시예로부터 더욱 명확하게 될 것이다.The above and other objects and various advantages of the present invention will become more apparent from the preferred embodiments of the present invention described below with reference to the accompanying drawings by those skilled in the art.
한편, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호에는 수평동기신호, 수직동기신호, 버스트신호, 백포치(BACK PORCH)등이 포함되어 있는데, 본 발명은 실질적으로 상기한 각 신호중에 버스트신호의 유무에 의거하여 영상신호의 유신호 또는 무신호, 즉 노이즈를 판별하는 것이다.On the other hand, the video signal of the channel selected based on the selection signal from the outside includes a horizontal synchronous signal, a vertical synchronous signal, a burst signal, a back porch, and the like. On the basis of the presence or absence of a signal, the presence or absence of a video signal, that is, noise is determined.
이하 첨부된 도면을 참조하여 본 발명의 바람직한 실시예에 대하여 상세하게 설명한다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
제1도는 본 발명의 바람직한 실시예에 따른 피디피 티브이(PDP TV)의 영상신호 판별장치의 개략적인 블록구성도로서, 동기분리부(110), 제1카운터(120), 제2카운터(125), AND 게이트(130) 및 D플립플롭(140)로 구성된다.FIG. 1 is a schematic block diagram of an apparatus for determining a video signal of a PDP TV according to a preferred embodiment of the present invention, and includes a synchronization separator 110, a first counter 120, and a second counter 125. And an AND gate 130 and a D flip-flop 140.
제1도에 있어서, 동기분리부(110)는 외부로부터의 선택신호에 의거하여 선택된 채널의 복합영상신호 중에 포함되어 있는 수평동기신호(Hs)를 분리하여 제1카운터(120) 및 제2카운터(125)로 제공하고, 제1카운터(120)는 동기분리부(110)로부터의 수평동기신호(Hs)의 라이징에지(RISING EDGE)부터 외부로부터 제공되는 클럭을 계수하여 영상신호가 안정되는 소정갯수의 클럭(제2도 (b)의 T1구간으로서, 약 0.1㎲)이 지난 다음부터 수평동기신호의 폴링에지(FALLING EDGE)까지 하이레벨신호를 발생하여 AND 게이트(130)의 일측입력단으로 제공한다.In FIG. 1, the sync separator 110 separates the horizontal sync signal Hs included in the composite video signal of the selected channel based on a selection signal from the outside, thereby separating the first counter 120 and the second counter. The first counter 120 counts a clock supplied from the rising edge of the horizontal synchronization signal Hs from the synchronization separating unit 110 so as to stabilize the video signal. After the number of clocks (about 0.1 ms in the T1 section in FIG. 2 (b)), a high level signal is generated from the falling edge of the horizontal synchronization signal to the input edge of the AND gate 130. do.
그리고, 제2카운터(125)는 동기분리부(110)로부터 제공되는 수평동기신호(Hs)의 라이징에지부터 외부로부터 제공되는 클럭을 계수하여 버스트신호가 존재하는 구간(제2도 (c)의 T2구간으로서, 약 3.81㎲) 동안 하이레벨신호를 AND 게이트(130)의 타측입력단으로 제공하고, AND 게이트(130)는 제1 및 제2 카운터(120, 125)로부터 제공되는 신호를 논리곱한 다음 그에 상응하는 논리신호를 D플립플롭(140)으로 제공한다.In addition, the second counter 125 counts a clock provided from the outside from the rising edge of the horizontal synchronization signal Hs provided from the synchronization separating unit 110 so that the burst signal exists (in FIG. 2C). For a period T2, a high level signal is provided to the other input terminal of the AND gate 130 for about 3.81 kHz), and the AND gate 130 multiplies the signals provided from the first and second counters 120 and 125, and then The corresponding logic signal is provided to the D flip-flop 140.
또한, D플립플롭 (140)은 AND 게이트(130)로부터 제공되는 논리신호의 폴링에지부터 하이레벨신호를 계속적으로 발생하는데, D플립플롭(140)으로부터 발생되는 신호가 하이레벨신호이면 선택된 채널의 영상신호가 유신호이고, D플립플롭(140)으로부터 발생되는 신호가 로우레벨신호이면 선택된 채널의 영상신호가 무신호이다.In addition, the D flip-flop 140 continuously generates a high level signal from the falling edge of the logic signal provided from the AND gate 130. When the signal generated from the D flip flop 140 is a high level signal, If the video signal is a valid signal and the signal generated from the D flip-flop 140 is a low level signal, the video signal of the selected channel is no signal.
이때, D플립플롭(140)은 외부로부터의 뮤트신호, 즉 채널변환신호에 의거하여 리셋된다.At this time, the D flip-flop 140 is reset based on the mute signal from the outside, that is, the channel conversion signal.
상기한 바와 같은 구성부재로 이루어진 본 발명의 피디피티브이(PDP TV)의 영상신호 판별장치의 동작과정에 대하여 제1도와 제2도를 참조하여 보다 상세하게 설명하기로 한다.The operation of the video signal discrimination apparatus of the PDP TV according to the present invention, which is constituted as described above, will be described in more detail with reference to FIGS. 1 and 2.
먼저, 제1카운터(120)에서 안정된 신호를 얻기 위해 설정된 소정구간은 제2도 (b)에 도시된 T1구간으로서, 약 0.1㎲이고, 제2카운터(125)에서 계수되는 복합영상신호 중에 포함되어 있는 버스트신호가 존재하는 구간은 제2도 (c)에 도시된 T2구간으로서, 수평동기신호(Hs)의 라이징에지부터 약 3.81㎲이다.First, a predetermined section set to obtain a stable signal at the first counter 120 is a T1 section shown in FIG. 2 (b), which is about 0.1 ms, and is included in the composite video signal counted at the second counter 125. The section in which the burst signal is present is the T2 section shown in Fig. 2C, which is about 3.81 부터 from the rising edge of the horizontal synchronization signal Hs.
첫째로, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호가 유신호인 경우, 동기분리부(110)를 통해 수평동기신호(Hs)가 분리되어 제1카운터(120) 및 제2카운터(125)로 각각 제공된다(제2도의 (a)).First, when the video signal of the channel selected based on the selection signal from the outside is a flow signal, the horizontal synchronization signal (Hs) is separated by the synchronization separating unit 110, the first counter 120 and the second counter 125 Are respectively provided ((a) of FIG. 2).
그 다음, 동기분리부(110)로부터 제공되는 수평동기신호(Hs)의 라이징에지부터 영상신호가 안정되는 소정구간(제2도 (b)의 T1구간, 약 0.1㎲)에 상응하는 클럭이 제1카운터(120)를 통해 계수되어, 그 이후부터 수평동기신호(Hs)의 폴링에지까지 제1카운터(120)로부터 하이레벨신호가 발생되어 AND 게이트(130)의 일측입력단으로 제공된다.Then, a clock corresponding to a predetermined section (T1 section in FIG. 2 (b), about 0.1 Hz) is stabilized from the rising edge of the horizontal synchronization signal Hs provided from the synchronization separating unit 110. It is counted through one counter 120, and a high level signal is generated from the first counter 120 until the falling edge of the horizontal synchronization signal Hs, and is provided to one side of the AND gate 130.
동시에, 동기분리부(110)로부터 제공되는 수평동기신호(Hs)의 라이징에지부터 버스트신호가 존재하는 구간(제2도 (c)의 T2구간, 약 3.81㎲) 동안 제2카운터(125)로부터 하이레벨신호가 발생되어 AND 게이트(130)의 타측입력단으로 제공된다.At the same time, from the rising edge of the horizontal synchronizing signal Hs provided from the synchronization separating unit 110, from the second counter 125 during the period in which the burst signal is present (T2 section in FIG. 2 (c), about 3.81 ㎲). The high level signal is generated and provided to the other input terminal of the AND gate 130.
그리고, 제1카운터(120)와 제2카운터(125)로부터 제공되는 하이레벨신호가 AND게이트(130)를 통해 논리곱되어(제2도의 (d)), D플립플롭(140)으로 제공된다.In addition, the high level signals provided from the first counter 120 and the second counter 125 are logically multiplied through the AND gate 130 ((d) of FIG. 2), and are provided to the D flip-flop 140. .
그 다음, D플립플롭(140)으로부터 AND 게이트(130)를 통해 논리곱된 신호의 폴링에지부터 하이레벨신호가 발생되어 도시생략된 수평포지션 또는 수직포지션 설정수단으로 선택된 채널의 영상신호가 유신호라는 판별신호가 제공된다(제2도의 (e)).Then, the high level signal is generated from the falling edge of the signal multiplied by the AND gate 130 from the D flip-flop 140, and the video signal of the channel selected by the horizontal position or vertical position setting means, which is not shown, is a u-signal. A discrimination signal is provided ((e) of FIG. 2).
둘째로, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호가 무신호인 경우, 수평동기신호(Hs)가 존재하지 않기 때문에 제1카운터(120)와 제2카운터(125)로부터 로우레벨신호가 AND게이트(130)로 제공되어 AND게이트(130)의 출력단으로부터 로우레벨신호가 D플립플롭(140)으로 제공된다.Second, when the video signal of the channel selected based on the selection signal from the outside is no signal, since the horizontal synchronous signal Hs does not exist, the low level signal from the first counter 120 and the second counter 125 is generated. The low level signal is provided to the AND gate 130 and supplied to the D flip-flop 140 from the output terminal of the AND gate 130.
따라서, D플립플롭(140)으로부터 로우레벨신호, 즉 선택된 채널의 영상신호가 무신호라는 판별신호가 도시생략된 수평포지션 또는 수직포지션 설정수단으로 제공된다.Therefore, the low level signal, i.e., the determination signal that the video signal of the selected channel is no signal is provided from the D flip-flop 140 to the horizontal position or vertical position setting means, not shown.
다음에, D플립플롭(140)으로부터의 판별신호에 의거하여 선택된 채널의 영상신호가 유신호인 경우, 영상신호 중에 포함되어 있는 수평 및 수직동기신호에 의거하여 영상신호가 샘플링되고, 선택된 채널의 영상신호가 무신호인 경우, 도시생략된 제너레이터(GENERATOR)로부터 발생되는 펄스에 의거하여 영상신호가 샘플링된다.Next, when the video signal of the channel selected based on the discrimination signal from the D flip-flop 140 is a valid signal, the video signal is sampled based on the horizontal and vertical synchronization signals included in the video signal, and the video of the selected channel is obtained. When the signal is no signal, the video signal is sampled on the basis of the pulse generated from the generator not shown.
상술한 바와 같이, 외부로부터의 선택신호에 의거하여 선택된 채널의 영상신호가 유신호인 경우, 동기분리부(110)에서 분리된 수평동기신호(Hs)에 의거하여 버스트신호가 존재하는 구간에 상응하는 클럭이 제1카운터(120)와 제2카운터(125)를 통해 계수되고, AND게이트(130)의 출력단으로부터 출력되는 논리신호에 의거하여 D플립플롭(140)으로부터 하이레벨신호, 즉 선택된 채널의 영상신호가 유신호라는 판별신호가 발생되고, 선택된 채널의 영상신호가 무신호인 경우, 수평동기신호(Hs)가 존재하지 않으므로, D플립플롭(140)으로부터 로우레벨신호, 즉 선택된 채널의 영상신호가 무신호라는 판별신호가 발생된다.As described above, when the video signal of the channel selected based on the selection signal from the outside is a valid signal, the image signal corresponding to the section in which the burst signal exists based on the horizontal synchronization signal Hs separated by the synchronization separator 110 is present. The clock is counted through the first counter 120 and the second counter 125, and based on the logic signal output from the output terminal of the AND gate 130, the high level signal from the D flip-flop 140, i.e. When the determination signal that the video signal is a valid signal is generated and the video signal of the selected channel is no signal, since the horizontal synchronization signal Hs does not exist, the low level signal, that is, the video signal of the selected channel, A discrimination signal of no signal is generated.
따라서, 본 발명을 이용하면, 선택된 채널의 유무판별신호에 의거하여 신호처리과정을 다르게 지정할 수 있으므로, 선택된 채널이 무신호인 경우에 발생되는 PDP TV의 오동작을 사전에 방지할 수 있는 효과가 있다.Therefore, according to the present invention, since the signal processing process can be specified differently based on the presence / absence discrimination signal of the selected channel, there is an effect that the malfunction of the PDP TV generated when the selected channel is no signal can be prevented in advance.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950055672A KR0178214B1 (en) | 1995-12-23 | 1995-12-23 | Video signal distinguishing device in plasma display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950055672A KR0178214B1 (en) | 1995-12-23 | 1995-12-23 | Video signal distinguishing device in plasma display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR970058044A KR970058044A (en) | 1997-07-31 |
| KR0178214B1 true KR0178214B1 (en) | 1999-05-01 |
Family
ID=19443900
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019950055672A KR0178214B1 (en) | 1995-12-23 | 1995-12-23 | Video signal distinguishing device in plasma display panel |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR0178214B1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20000073127A (en) * | 1999-05-06 | 2000-12-05 | 윤장진 | Apparatus and Method for exclusion screen flicker in audio/video system |
-
1995
- 1995-12-23 KR KR1019950055672A patent/KR0178214B1/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20000073127A (en) * | 1999-05-06 | 2000-12-05 | 윤장진 | Apparatus and Method for exclusion screen flicker in audio/video system |
Also Published As
| Publication number | Publication date |
|---|---|
| KR970058044A (en) | 1997-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0406524B1 (en) | Multistandard on screen display in a TV receiver | |
| KR0178214B1 (en) | Video signal distinguishing device in plasma display panel | |
| US7443450B2 (en) | Sync processor of flat panel display for determining signal safety on the basis of HSYNC/VSYNC signal generated according to data enable signal | |
| KR100196834B1 (en) | Apparatus for distinguishing the video signal in pdp in tv | |
| KR0155915B1 (en) | Control signal generating circuit in a liquid crystal display circuit | |
| KR0170940B1 (en) | Apparatus for establishing the horizontal position in plasma display panel television | |
| KR0159399B1 (en) | Apparatus for distinguishing the video signal | |
| KR100197381B1 (en) | Apparatus for muting the video digital in pdp in tv | |
| KR0155923B1 (en) | Synchronizing signal generator for on-screen display | |
| KR100196871B1 (en) | Apparatus for distinguishing the video signal in pdp tv | |
| KR100196864B1 (en) | Apparatus for processing the data in plasma display panel television | |
| KR0174925B1 (en) | Apparatus for selecting the video signal in plasma display panel | |
| KR0124601B1 (en) | Apparatus for eliminating a noise of vertical sync. signal in tft-lcd tv | |
| KR100197380B1 (en) | Apparatus for directing the generation of data as channel transfer in pdp tv | |
| KR0174929B1 (en) | Apparatus for processing the video signal in plasma display panel | |
| KR0178213B1 (en) | Image signal recognizing apparatus of pdp tv | |
| KR100196843B1 (en) | Misoperation detecting apparatus as sampling in pdp tv | |
| JP2001285669A (en) | Synchronizing signal processing circuit and display device | |
| KR920008835Y1 (en) | Teletext tv | |
| KR960003443B1 (en) | Letter display apparatus | |
| KR950004106B1 (en) | Picture image control circuit | |
| KR900007907B1 (en) | Synchronizing protecting circuit for video system | |
| KR0154939B1 (en) | Video signal level clamp apparatus of pdp tv | |
| KR960011307B1 (en) | Sub-screen marking circuit | |
| KR0123726B1 (en) | Apparatus for controlling l.c.d display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20081103 Year of fee payment: 11 |
|
| LAPS | Lapse due to unpaid annual fee |