KR0170724B1 - 한번의 a/d 컨버션 명령으로 복수개의 아날로그 입력원을 처리하는 아날로그/디지탈 컨버터 - Google Patents
한번의 a/d 컨버션 명령으로 복수개의 아날로그 입력원을 처리하는 아날로그/디지탈 컨버터 Download PDFInfo
- Publication number
- KR0170724B1 KR0170724B1 KR1019950066891A KR19950066891A KR0170724B1 KR 0170724 B1 KR0170724 B1 KR 0170724B1 KR 1019950066891 A KR1019950066891 A KR 1019950066891A KR 19950066891 A KR19950066891 A KR 19950066891A KR 0170724 B1 KR0170724 B1 KR 0170724B1
- Authority
- KR
- South Korea
- Prior art keywords
- converter
- analog input
- conversion
- input sources
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/05—Digital input using the sampling of an analogue quantity at regular intervals of time, input from a/d converter or output to d/a converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/123—Simultaneous, i.e. using one converter per channel but with common control or reference circuits for multiple converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
Claims (4)
- 복수 개의 아날로그 입력원을 디지탈로 컨버션하는 A/D 컨버터에 있어서, 아날로그 입력원을 선택하는 명령이나, 시작 명령을 지시하는 중앙처리부; 상기 중앙처리부의 제어를 받는 A/D 타이밍 레지스터; 기준 전압을 생성하는 D/A 컨버터; 상기 D/A 컨버터로부터 출력되는 기준전압과 상기 아날로그 입력원을 선택하는 A/D 타이밍 레지스터로부터 출력되는 입력 전압의 대소를 비교하는 비교부; 상기 비교기로부터 비교된 결과값을 상기 D/A 컨버터에 제공하는 컨트롤부; 상기 D/A 컨버터로부터 출력되는 값을 저장하는 A/D 데이터 저장부를 포함하는 것을 특징으로 하는 A/D 컨버터.
- 제1항에 있어서, 비교부는 SAR(Successive approximation method)방식을 이용하는 것을 특징으로 하는 A/D 컨버터.
- 제1항에 있어서, A/D 타이밍 레지스터에 A/D 컨버션의 동작 수행을 개시하는 한 번의 시작 명령으로 복수 개의 아날로그 입력원을 디지탈 신호로 변환하는 것을 특징으로 하는 A/D 컨버터.
- 제1항과 제3항에 있어서, 복수 개의 아날로그 입력원 중 임의의 아날로그 입력원을 선택하는 것을 특징으로 하는 A/D 컨버터.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950066891A KR0170724B1 (ko) | 1995-12-29 | 1995-12-29 | 한번의 a/d 컨버션 명령으로 복수개의 아날로그 입력원을 처리하는 아날로그/디지탈 컨버터 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950066891A KR0170724B1 (ko) | 1995-12-29 | 1995-12-29 | 한번의 a/d 컨버션 명령으로 복수개의 아날로그 입력원을 처리하는 아날로그/디지탈 컨버터 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970049365A KR970049365A (ko) | 1997-07-29 |
KR0170724B1 true KR0170724B1 (ko) | 1999-03-30 |
Family
ID=19447504
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950066891A Expired - Fee Related KR0170724B1 (ko) | 1995-12-29 | 1995-12-29 | 한번의 a/d 컨버션 명령으로 복수개의 아날로그 입력원을 처리하는 아날로그/디지탈 컨버터 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0170724B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3786608B2 (ja) * | 2002-01-28 | 2006-06-14 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
-
1995
- 1995-12-29 KR KR1019950066891A patent/KR0170724B1/ko not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR970049365A (ko) | 1997-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5138319A (en) | Two stage a/d converter utilizing dual multiplexed converters with a common converter | |
US5450085A (en) | Method and apparatus for high speed analog to digital conversion using multiplexed flash sections | |
US6239734B1 (en) | Apparatus and a method for analog to digital conversion using plural reference signals and comparators | |
US20190348994A1 (en) | Successive approximation register analog-to-digital converter and conversion method therefor | |
US20150202969A1 (en) | Event management apparatus, event management method, and motor system | |
KR101878593B1 (ko) | 아날로그 디지털 변환기 및 그 동작 방법 | |
KR0170724B1 (ko) | 한번의 a/d 컨버션 명령으로 복수개의 아날로그 입력원을 처리하는 아날로그/디지탈 컨버터 | |
JP2000134098A (ja) | Ad変換器 | |
US5455583A (en) | Combined conventional/neural network analog to digital converter | |
JPH05152960A (ja) | Ad変換器 | |
US4460891A (en) | Analog-to-digital converter with explicit interpolation | |
JP2001267925A (ja) | 逐次比較型ad変換器 | |
US5479169A (en) | Multiple neural network analog to digital converter for simultaneously processing multiple samples | |
JP2699680B2 (ja) | A−d変換装置 | |
JPH05122076A (ja) | アナログデイジタル変換器 | |
JPH0877133A (ja) | A/d変換装置 | |
JPH04255116A (ja) | アナログ・ディジタル変換回路 | |
JP2592656B2 (ja) | マルチプレクサ付ad変換器の試験法 | |
JP2005303575A (ja) | Ad変換装置とad変換方法 | |
KR100318446B1 (ko) | 축차근사레지스터를이용한아날로그-디지털변환장치 | |
KR100299803B1 (ko) | 마이크로컴퓨터 | |
JPH04271521A (ja) | アナログ・デジタル変換器 | |
JPH1174790A (ja) | アナログ−デジタルコンバータ及びその評価方法 | |
JP2004032415A (ja) | アナログディジタル変換器 | |
JPH09219644A (ja) | A/d変換方法およびa/d変換器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19951229 |
|
PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19951229 Comment text: Request for Examination of Application |
|
PG1501 | Laying open of application | ||
E701 | Decision to grant or registration of patent right | ||
PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 19980930 |
|
GRNT | Written decision to grant | ||
PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 19981015 Patent event code: PR07011E01D |
|
PR1002 | Payment of registration fee |
Payment date: 19981015 End annual number: 3 Start annual number: 1 |
|
PG1601 | Publication of registration | ||
PR1001 | Payment of annual fee |
Payment date: 20010906 Start annual number: 4 End annual number: 4 |
|
PR1001 | Payment of annual fee |
Payment date: 20020906 Start annual number: 5 End annual number: 5 |
|
PR1001 | Payment of annual fee |
Payment date: 20030904 Start annual number: 6 End annual number: 6 |
|
PR1001 | Payment of annual fee |
Payment date: 20040331 Start annual number: 7 End annual number: 7 |
|
PR1001 | Payment of annual fee |
Payment date: 20050909 Start annual number: 8 End annual number: 8 |
|
FPAY | Annual fee payment |
Payment date: 20060928 Year of fee payment: 9 |
|
PR1001 | Payment of annual fee |
Payment date: 20060928 Start annual number: 9 End annual number: 9 |
|
LAPS | Lapse due to unpaid annual fee | ||
PC1903 | Unpaid annual fee |
Termination category: Default of registration fee Termination date: 20080910 |