JPWO2023161758A5 - - Google Patents
Info
- Publication number
- JPWO2023161758A5 JPWO2023161758A5 JP2024502580A JP2024502580A JPWO2023161758A5 JP WO2023161758 A5 JPWO2023161758 A5 JP WO2023161758A5 JP 2024502580 A JP2024502580 A JP 2024502580A JP 2024502580 A JP2024502580 A JP 2024502580A JP WO2023161758 A5 JPWO2023161758 A5 JP WO2023161758A5
- Authority
- JP
- Japan
- Prior art keywords
- output data
- response
- data
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022027374 | 2022-02-25 | ||
| PCT/IB2023/051254 WO2023161758A1 (ja) | 2022-02-25 | 2023-02-13 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023161758A1 JPWO2023161758A1 (https=) | 2023-08-31 |
| JPWO2023161758A5 true JPWO2023161758A5 (https=) | 2026-01-09 |
Family
ID=87764927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024502580A Pending JPWO2023161758A1 (https=) | 2022-02-25 | 2023-02-13 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20250158621A1 (https=) |
| JP (1) | JPWO2023161758A1 (https=) |
| WO (1) | WO2023161758A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8049529B2 (en) * | 2008-07-30 | 2011-11-01 | Raytheon Company | Fault triggerred automatic redundancy scrubber |
| JP5421152B2 (ja) * | 2010-03-08 | 2014-02-19 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| JP5558167B2 (ja) * | 2010-03-30 | 2014-07-23 | ルネサスエレクトロニクス株式会社 | 半導体装置並びにデータ保持回路の故障検出システム及び故障検出方法 |
| JP7255790B2 (ja) * | 2018-06-15 | 2023-04-11 | 三菱重工業株式会社 | 半導体装置 |
-
2023
- 2023-02-13 JP JP2024502580A patent/JPWO2023161758A1/ja active Pending
- 2023-02-13 US US18/834,518 patent/US20250158621A1/en active Pending
- 2023-02-13 WO PCT/IB2023/051254 patent/WO2023161758A1/ja not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112511135A (zh) | 可调占空比电路 | |
| JP2018173782A (ja) | 半導体装置およびタイミング較正方法 | |
| CN102254569B (zh) | 四倍数据速率qdr控制器及其实现方法 | |
| CN114815570A (zh) | 一种基于差分延时环的时间数字转换器 | |
| FR2840445B1 (fr) | Circuit memoire comportant un code correcteur d'erreur | |
| CN101465632A (zh) | 采样电路与采样方法 | |
| US8447008B2 (en) | Shift frequency demultiplier with automatic reset function | |
| JPWO2023161758A5 (https=) | ||
| US20200162064A1 (en) | Debounce circuit using d flip-flops | |
| KR970000561B1 (ko) | 메모리를 사용하여 지연량을 변화시킬 수 있는 지연 회로 | |
| CN104123966A (zh) | 一种基于自动地周期性读操作的读取速度测量电路 | |
| US11677403B1 (en) | Delay lock loop circuit | |
| US8867698B2 (en) | Counting circuit, delay value quantization circuit, and latency control circuit | |
| JP2011199743A (ja) | クロック異常検出回路 | |
| JPH1049444A (ja) | 記憶装置及び記憶装置の制御方法 | |
| US11307767B1 (en) | System for controlling memory operations in system-on-chips | |
| JP2644112B2 (ja) | Ｆｉｆｏ試験診断回路 | |
| US8645759B2 (en) | Debugging mechanism having an OR circuit for triggering storage of arithmetic operation data whenever a valid control signal is received or a clock-based counter overflows | |
| TWI706635B (zh) | 抗製程漂移之時間數位轉換器及其製程漂移偵測器 | |
| JP2005101771A5 (https=) | ||
| JP2532718B2 (ja) | 半導体集積回路装置 | |
| US10684797B2 (en) | Command-in-pipeline counter for a memory device | |
| JP2018055330A (ja) | 半導体装置 | |
| JP2578874B2 (ja) | パルス回路 | |
| CN1379411A (zh) | 选择性多重移位的移位寄存器 |