JPWO2022013677A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2022013677A5 JPWO2022013677A5 JP2022535980A JP2022535980A JPWO2022013677A5 JP WO2022013677 A5 JPWO2022013677 A5 JP WO2022013677A5 JP 2022535980 A JP2022535980 A JP 2022535980A JP 2022535980 A JP2022535980 A JP 2022535980A JP WO2022013677 A5 JPWO2022013677 A5 JP WO2022013677A5
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- circuit unit
- weight data
- circuit
- arithmetic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2024192009A JP7723821B2 (ja) | 2020-07-17 | 2024-10-31 | 半導体装置 |
| JP2025129610A JP2025169289A (ja) | 2020-07-17 | 2025-08-01 | 半導体装置 |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020122483 | 2020-07-17 | ||
| JP2020122483 | 2020-07-17 | ||
| JP2020200722 | 2020-12-03 | ||
| JP2020200722 | 2020-12-03 | ||
| PCT/IB2021/055989 WO2022013677A1 (ja) | 2020-07-17 | 2021-07-05 | 半導体装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024192009A Division JP7723821B2 (ja) | 2020-07-17 | 2024-10-31 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2022013677A1 JPWO2022013677A1 (https=) | 2022-01-20 |
| JPWO2022013677A5 true JPWO2022013677A5 (https=) | 2024-06-27 |
| JP7583046B2 JP7583046B2 (ja) | 2024-11-13 |
Family
ID=79554311
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2022535980A Active JP7583046B2 (ja) | 2020-07-17 | 2021-07-05 | 半導体装置 |
| JP2024192009A Active JP7723821B2 (ja) | 2020-07-17 | 2024-10-31 | 半導体装置 |
| JP2025129610A Pending JP2025169289A (ja) | 2020-07-17 | 2025-08-01 | 半導体装置 |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024192009A Active JP7723821B2 (ja) | 2020-07-17 | 2024-10-31 | 半導体装置 |
| JP2025129610A Pending JP2025169289A (ja) | 2020-07-17 | 2025-08-01 | 半導体装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20230297339A1 (https=) |
| JP (3) | JP7583046B2 (https=) |
| KR (1) | KR20230038731A (https=) |
| CN (1) | CN115735208A (https=) |
| WO (1) | WO2022013677A1 (https=) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6623947B2 (ja) | 2016-06-17 | 2019-12-25 | 富士通株式会社 | 情報処理装置、イジング装置及び情報処理装置の制御方法 |
| JP6846297B2 (ja) | 2016-06-20 | 2021-03-24 | キオクシア株式会社 | 演算装置 |
| JP6986909B2 (ja) * | 2017-09-06 | 2021-12-22 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US20190122104A1 (en) | 2017-10-19 | 2019-04-25 | General Electric Company | Building a binary neural network architecture |
| JP7100257B2 (ja) * | 2018-10-04 | 2022-07-13 | 富士通株式会社 | 最適化装置及び最適化装置の制御方法 |
| JP7196803B2 (ja) * | 2018-10-18 | 2022-12-27 | 株式会社デンソー | 人工ニューラルネットワーク回路及び人工ニューラルネットワーク回路における学習値切替方法 |
-
2021
- 2021-07-05 KR KR1020237004297A patent/KR20230038731A/ko active Pending
- 2021-07-05 WO PCT/IB2021/055989 patent/WO2022013677A1/ja not_active Ceased
- 2021-07-05 JP JP2022535980A patent/JP7583046B2/ja active Active
- 2021-07-05 CN CN202180046426.9A patent/CN115735208A/zh active Pending
- 2021-07-05 US US18/013,916 patent/US20230297339A1/en active Pending
-
2024
- 2024-10-31 JP JP2024192009A patent/JP7723821B2/ja active Active
-
2025
- 2025-08-01 JP JP2025129610A patent/JP2025169289A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPWO2021165779A5 (https=) | ||
| JPWO2020170067A5 (https=) | ||
| JP5235915B2 (ja) | メモリ回路とその導電層の配線 | |
| JPWO2019220259A5 (ja) | 記憶装置 | |
| US20160034609A1 (en) | Superconducting circuit physical layout system and method | |
| JP2018006734A5 (ja) | 半導体装置 | |
| JP2016105474A5 (ja) | トランジスタ、メモリ、及び電子機器 | |
| KR20100038986A (ko) | 산화물 박막 트랜지스터를 포함하는 적층 메모리 장치 | |
| TW201434111A (zh) | 積體電路 | |
| JP2018133016A5 (https=) | ||
| JP2012256816A5 (https=) | ||
| JP2012256404A5 (ja) | 信号処理回路 | |
| CN107464802A (zh) | 集成电路和标准单元库 | |
| JPWO2022029541A5 (https=) | ||
| CN107004438A (zh) | 具有在相同金属层上的共享第一和第二全局读字线以及全局写字线的 3 端口位单元阵列 | |
| TWI511161B (zh) | 具有雙重圖案化金屬層結構之位元格 | |
| JPWO2019171198A5 (https=) | ||
| WO2024003625A1 (en) | Stacked field effect transistor cell with hybrid cross-couple contact | |
| JPWO2021090116A5 (ja) | 半導体装置 | |
| JPWO2021009586A5 (https=) | ||
| JP2018060182A5 (ja) | 半導体装及び置電子機器 | |
| JPWO2022013677A5 (https=) | ||
| KR20160023538A (ko) | 집적 회로 및 표준 셀 라이브러리 | |
| JP2016157506A5 (https=) | ||
| JPWO2021198841A5 (https=) |