JPWO2021198841A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2021198841A5 JPWO2021198841A5 JP2022512493A JP2022512493A JPWO2021198841A5 JP WO2021198841 A5 JPWO2021198841 A5 JP WO2021198841A5 JP 2022512493 A JP2022512493 A JP 2022512493A JP 2022512493 A JP2022512493 A JP 2022512493A JP WO2021198841 A5 JPWO2021198841 A5 JP WO2021198841A5
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic
- circuit
- arithmetic circuit
- function
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2025016656A JP7829754B2 (ja) | 2020-04-03 | 2025-02-04 | 半導体装置 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020067168 | 2020-04-03 | ||
| JP2020067168 | 2020-04-03 | ||
| PCT/IB2021/052351 WO2021198841A1 (ja) | 2020-04-03 | 2021-03-22 | 半導体装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2025016656A Division JP7829754B2 (ja) | 2020-04-03 | 2025-02-04 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2021198841A1 JPWO2021198841A1 (https=) | 2021-10-07 |
| JPWO2021198841A5 true JPWO2021198841A5 (https=) | 2024-04-02 |
| JP7630496B2 JP7630496B2 (ja) | 2025-02-17 |
Family
ID=77928473
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2022512493A Active JP7630496B2 (ja) | 2020-04-03 | 2021-03-22 | 半導体装置 |
| JP2025016656A Active JP7829754B2 (ja) | 2020-04-03 | 2025-02-04 | 半導体装置 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2025016656A Active JP7829754B2 (ja) | 2020-04-03 | 2025-02-04 | 半導体装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20230109354A1 (https=) |
| JP (2) | JP7630496B2 (https=) |
| KR (1) | KR20220163977A (https=) |
| CN (1) | CN115362551A (https=) |
| WO (1) | WO2021198841A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2024180444A1 (ja) * | 2023-03-02 | 2024-09-06 | 株式会社半導体エネルギー研究所 | 半導体装置及び電子機器 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011118351A1 (en) * | 2010-03-25 | 2011-09-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
| KR20170061602A (ko) * | 2015-11-26 | 2017-06-05 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 전자 기기 |
| US11314484B2 (en) * | 2017-05-19 | 2022-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising operation circuits and switch circuits |
| JP2018201003A (ja) * | 2017-05-26 | 2018-12-20 | 株式会社半導体エネルギー研究所 | 半導体装置及び電子機器 |
| JP7004453B2 (ja) * | 2017-08-11 | 2022-01-21 | 株式会社半導体エネルギー研究所 | グラフィックスプロセッシングユニット |
| KR102395463B1 (ko) * | 2017-09-27 | 2022-05-09 | 삼성전자주식회사 | 적층형 메모리 장치, 이를 포함하는 시스템 및 그 동작 방법 |
| US20190122104A1 (en) | 2017-10-19 | 2019-04-25 | General Electric Company | Building a binary neural network architecture |
| CN108364061B (zh) * | 2018-02-13 | 2020-05-05 | 北京旷视科技有限公司 | 运算装置、运算执行设备及运算执行方法 |
| CN112151095B (zh) * | 2019-06-26 | 2025-01-17 | 杭州知存算力科技有限公司 | 存算一体芯片、存储单元阵列结构 |
| WO2021053453A1 (ja) * | 2019-09-20 | 2021-03-25 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| CN115152021A (zh) * | 2020-02-21 | 2022-10-04 | 株式会社半导体能源研究所 | 半导体装置 |
| US11221827B1 (en) * | 2020-08-28 | 2022-01-11 | Macronix International Co., Ltd. | In-memory computation device |
-
2021
- 2021-03-22 CN CN202180025916.0A patent/CN115362551A/zh active Pending
- 2021-03-22 JP JP2022512493A patent/JP7630496B2/ja active Active
- 2021-03-22 KR KR1020227036996A patent/KR20220163977A/ko active Pending
- 2021-03-22 WO PCT/IB2021/052351 patent/WO2021198841A1/ja not_active Ceased
- 2021-03-22 US US17/906,085 patent/US20230109354A1/en active Pending
-
2025
- 2025-02-04 JP JP2025016656A patent/JP7829754B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12001266B1 (en) | Method and apparatus for managing power of ferroelectric or paraelectric logic and CMOS based logic | |
| JPWO2021165779A5 (https=) | ||
| US20170278842A1 (en) | Integrated circuits including a finfet and a nanostructure fet | |
| JP2018133016A5 (https=) | ||
| JP2011171723A5 (ja) | 信号処理回路 | |
| JP2012256404A5 (ja) | 信号処理回路 | |
| JP2016149550A5 (ja) | 半導体装置 | |
| US20150270134A1 (en) | Methods of forming a metal-insulator-semiconductor (mis) structure and a dual contact device | |
| CN107004438A (zh) | 具有在相同金属层上的共享第一和第二全局读字线以及全局写字线的 3 端口位单元阵列 | |
| JP2025118903A (ja) | 半導体装置 | |
| JPWO2021198841A5 (https=) | ||
| JP2016212943A5 (ja) | 半導体装置 | |
| JP2018060182A5 (ja) | 半導体装及び置電子機器 | |
| JP2025065240A (ja) | 半導体装置 | |
| JP2016157506A5 (https=) | ||
| JPWO2019202431A5 (https=) | ||
| JPWO2021009586A5 (https=) | ||
| JP7829754B2 (ja) | 半導体装置 | |
| US10084453B2 (en) | Configurable computing array | |
| JPWO2021234500A5 (https=) | ||
| JP2016067004A5 (ja) | 半導体装置 | |
| US20180048317A1 (en) | Configurable Computing-Array Package | |
| JP2015201245A5 (ja) | 半導体装置、電子部品 | |
| US20210143820A1 (en) | Integrated clock gating circuit | |
| JP2018110386A5 (https=) |