JPWO2021157172A1 - - Google Patents

Info

Publication number
JPWO2021157172A1
JPWO2021157172A1 JP2021575626A JP2021575626A JPWO2021157172A1 JP WO2021157172 A1 JPWO2021157172 A1 JP WO2021157172A1 JP 2021575626 A JP2021575626 A JP 2021575626A JP 2021575626 A JP2021575626 A JP 2021575626A JP WO2021157172 A1 JPWO2021157172 A1 JP WO2021157172A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021575626A
Other languages
Japanese (ja)
Other versions
JP7317151B2 (ja
JPWO2021157172A5 (https=
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2021157172A1 publication Critical patent/JPWO2021157172A1/ja
Publication of JPWO2021157172A5 publication Critical patent/JPWO2021157172A5/ja
Application granted granted Critical
Publication of JP7317151B2 publication Critical patent/JP7317151B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/4806—Computations with complex numbers
    • G06F7/4812—Complex multiplication
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Complex Calculations (AREA)
  • Time-Division Multiplex Systems (AREA)
JP2021575626A 2020-02-06 2020-12-02 複素乗算回路 Active JP7317151B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020018788 2020-02-06
JP2020018788 2020-02-06
PCT/JP2020/044792 WO2021157172A1 (ja) 2020-02-06 2020-12-02 複素乗算回路

Publications (3)

Publication Number Publication Date
JPWO2021157172A1 true JPWO2021157172A1 (https=) 2021-08-12
JPWO2021157172A5 JPWO2021157172A5 (https=) 2022-08-17
JP7317151B2 JP7317151B2 (ja) 2023-07-28

Family

ID=77200456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021575626A Active JP7317151B2 (ja) 2020-02-06 2020-12-02 複素乗算回路

Country Status (3)

Country Link
US (1) US20230029006A1 (https=)
JP (1) JP7317151B2 (https=)
WO (1) WO2021157172A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12045612B2 (en) * 2022-09-12 2024-07-23 International Business Machines Corporation Special-purpose digital-compute hardware for efficient element-wise aggregation, scaling and offset

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5752959A (en) * 1980-09-11 1982-03-29 Mitsubishi Electric Corp Multiplier
JPH1125071A (ja) * 1997-06-28 1999-01-29 Hyundai Electron Ind Co Ltd 複素数乗算器
JP2008506191A (ja) * 2004-07-08 2008-02-28 アソクス リミテッド 可変サイズの高速直交変換を実施する方法および機器

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8572153B1 (en) * 2004-12-16 2013-10-29 Xilinx, Inc. Multiplier circuit configurable for real or complex operation
US7797366B2 (en) * 2006-02-15 2010-09-14 Qualcomm Incorporated Power-efficient sign extension for booth multiplication methods and systems
US8386553B1 (en) * 2006-12-05 2013-02-26 Altera Corporation Large multiplier for programmable logic device
US8543635B2 (en) * 2009-01-27 2013-09-24 Xilinx, Inc. Digital signal processing block with preadder stage

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5752959A (en) * 1980-09-11 1982-03-29 Mitsubishi Electric Corp Multiplier
JPH1125071A (ja) * 1997-06-28 1999-01-29 Hyundai Electron Ind Co Ltd 複素数乗算器
JP2008506191A (ja) * 2004-07-08 2008-02-28 アソクス リミテッド 可変サイズの高速直交変換を実施する方法および機器

Also Published As

Publication number Publication date
US20230029006A1 (en) 2023-01-26
JP7317151B2 (ja) 2023-07-28
WO2021157172A1 (ja) 2021-08-12

Similar Documents

Publication Publication Date Title
BR112023005462A2 (https=)
BR112023012656A2 (https=)
BR112021014123A2 (https=)
BR112023009656A2 (https=)
BR112022009896A2 (https=)
BR112021017747A2 (https=)
BR112022024743A2 (https=)
BR112022026905A2 (https=)
BR112023011738A2 (https=)
BR112023004146A2 (https=)
BR112023006729A2 (https=)
BR102021018859A2 (https=)
BR102021015500A2 (https=)
JPWO2021157172A1 (https=)
BR112023016292A2 (https=)
BR112023011539A2 (https=)
BR112023011610A2 (https=)
BR112023008976A2 (https=)
BR102021020147A2 (https=)
BR102021018926A2 (https=)
BR102021018167A2 (https=)
BR102021017576A2 (https=)
BR102021016837A2 (https=)
BR102021016551A2 (https=)
BR102021016375A2 (https=)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220602

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220602

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230620

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230718

R150 Certificate of patent or registration of utility model

Ref document number: 7317151

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150