JPWO2017073486A1 - 配線基板、電子装置および電子モジュール - Google Patents
配線基板、電子装置および電子モジュール Download PDFInfo
- Publication number
- JPWO2017073486A1 JPWO2017073486A1 JP2017547773A JP2017547773A JPWO2017073486A1 JP WO2017073486 A1 JPWO2017073486 A1 JP WO2017073486A1 JP 2017547773 A JP2017547773 A JP 2017547773A JP 2017547773 A JP2017547773 A JP 2017547773A JP WO2017073486 A1 JPWO2017073486 A1 JP WO2017073486A1
- Authority
- JP
- Japan
- Prior art keywords
- metal layer
- slit
- external electrode
- wiring board
- heat dissipation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Structure Of Printed Boards (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Led Device Packages (AREA)
Abstract
Description
本発明の第1の実施形態における電子装置は、図1〜図4に示すように、配線基板1と、配線基板1の上面に設けられた電子部品2とを含んでいる。電子装置は、図4に示すように、例えば電子モジュールを構成するモジュール基板5上にはんだ6を用いて接続される。
次に、本発明の第2の実施形態による電子装置について、図5および図6を参照しつつ説明する。
次に、本発明の第3の実施形態による電子装置について、図7を参照しつつ説明する。
次に、本発明の第4の実施形態による電子装置について、図8を参照しつつ説明する。
次に、本発明の第5の実施形態による電子装置について、図9を参照しつつ説明する。
Claims (9)
- 主面を有する絶縁基板と、
該絶縁基板の主面かつ外縁部に設けられた外部電極と、
前記絶縁基板の主面において、平面視で前記外部電極より面積が大きく、前記外部電極に隣接して設けられ、スリットを有した放熱用金属層とを有しており、
前記スリットが前記放熱用金属層の外周縁に開口部を有しており、
前記外部電極は、前記開口部と対向する位置に設けられていることを特徴とする配線基板。 - 前記スリットは、一方の端部に前記開口部を有し、他方の端部が閉じており、
前記外部電極は、前記他方の端部から前記一方の端部を介して延ばした仮想直線上に位置するように設けられていることを特徴とする請求項1に記載の配線基板。 - 前記外部電極は、中央部が前記仮想直線上に位置するように設けられていることを特徴とする請求項2に記載の配線基板。
- 前記外部電極は矩形状であり、
前記外部電極の辺が、前記スリットの前記開口部に対して相対するように設けられていることを特徴とする請求項1乃至請求項3のいずれかに記載の配線基板。 - 前記放熱用金属層は、複数の前記スリットを有しており、
前記複数のスリットは、平面視で前記放熱用金属層の中央部を中心とした点対称となる位置に設けられていることを特徴とする請求項1乃至請求項4のいずれかに記載の配線基板。 - 複数の前記外部電極を有しており、
前記複数の外部電極は、平面視で前記放熱用金属層の中央部を中心とした点対称となる位置に設けられていることを特徴とする請求項5に記載の配線基板。 - 前記絶縁基板は、前記電子部品の搭載領域を有しており、
前記スリットが、平面透視で前記搭載領域と重ならないように設けられていることを特徴とする請求項1乃至請求項6のいずれかに記載の配線基板。 - 請求項1乃至請求項7のいずれかに記載の配線基板と、
該配線基板に搭載された電子部品とを有することを特徴とする電子装置。 - 接続パッドを有するモジュール基板と、
前記接続パッドにはんだを介して接続された請求項8に記載の電子装置とを有することを特徴とする電子モジュール。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015210924 | 2015-10-27 | ||
JP2015210924 | 2015-10-27 | ||
PCT/JP2016/081310 WO2017073486A1 (ja) | 2015-10-27 | 2016-10-21 | 配線基板、電子装置および電子モジュール |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2017073486A1 true JPWO2017073486A1 (ja) | 2018-07-19 |
JP6473829B2 JP6473829B2 (ja) | 2019-02-20 |
Family
ID=58630534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017547773A Active JP6473829B2 (ja) | 2015-10-27 | 2016-10-21 | 配線基板、電子装置および電子モジュール |
Country Status (5)
Country | Link |
---|---|
US (1) | US10347557B2 (ja) |
EP (1) | EP3370254B1 (ja) |
JP (1) | JP6473829B2 (ja) |
CN (1) | CN108028232B (ja) |
WO (1) | WO2017073486A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6834762B2 (ja) * | 2016-09-29 | 2021-02-24 | 豊田合成株式会社 | 発光装置及び電子部品 |
CN116033646B (zh) * | 2022-07-15 | 2023-11-24 | 荣耀终端有限公司 | Pcb组件及电子设备 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005012155A (ja) * | 2003-05-26 | 2005-01-13 | Matsushita Electric Works Ltd | 発光装置 |
JP2005191203A (ja) * | 2003-12-25 | 2005-07-14 | Kyocera Corp | 発光素子収納用パッケージおよび発光装置 |
JP2006060141A (ja) * | 2004-08-23 | 2006-03-02 | Sharp Corp | 印刷基板及びこれを用いた表面実装型半導体パッケージの実装方法 |
WO2009107835A1 (ja) * | 2008-02-29 | 2009-09-03 | 日本電信電話株式会社 | Memsデバイスとその製造方法 |
JP2013084960A (ja) * | 2011-10-11 | 2013-05-09 | Led Engin Inc | はんだ接合のための溝付き板 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410449A (en) * | 1993-05-24 | 1995-04-25 | Delco Electronics Corp. | Heatsink conductor solder pad |
JP4634230B2 (ja) * | 2005-06-17 | 2011-02-16 | 株式会社オートネットワーク技術研究所 | 回路基板、電子部品及び電気接続箱 |
JP4821710B2 (ja) * | 2007-06-14 | 2011-11-24 | 三菱電機株式会社 | プリント配線板 |
JP2014220330A (ja) * | 2013-05-07 | 2014-11-20 | 日立金属株式会社 | 光配線基板、光配線基板の製造方法、及び光モジュール |
JP2016066699A (ja) * | 2014-09-25 | 2016-04-28 | 京セラサーキットソリューションズ株式会社 | 複合配線基板およびその実装構造体 |
-
2016
- 2016-10-21 WO PCT/JP2016/081310 patent/WO2017073486A1/ja active Application Filing
- 2016-10-21 EP EP16859716.9A patent/EP3370254B1/en active Active
- 2016-10-21 JP JP2017547773A patent/JP6473829B2/ja active Active
- 2016-10-21 US US15/761,977 patent/US10347557B2/en active Active
- 2016-10-21 CN CN201680054650.1A patent/CN108028232B/zh active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005012155A (ja) * | 2003-05-26 | 2005-01-13 | Matsushita Electric Works Ltd | 発光装置 |
JP2005191203A (ja) * | 2003-12-25 | 2005-07-14 | Kyocera Corp | 発光素子収納用パッケージおよび発光装置 |
JP2006060141A (ja) * | 2004-08-23 | 2006-03-02 | Sharp Corp | 印刷基板及びこれを用いた表面実装型半導体パッケージの実装方法 |
WO2009107835A1 (ja) * | 2008-02-29 | 2009-09-03 | 日本電信電話株式会社 | Memsデバイスとその製造方法 |
JP2013084960A (ja) * | 2011-10-11 | 2013-05-09 | Led Engin Inc | はんだ接合のための溝付き板 |
Also Published As
Publication number | Publication date |
---|---|
EP3370254A1 (en) | 2018-09-05 |
EP3370254B1 (en) | 2020-11-25 |
WO2017073486A1 (ja) | 2017-05-04 |
CN108028232B (zh) | 2021-09-24 |
CN108028232A (zh) | 2018-05-11 |
JP6473829B2 (ja) | 2019-02-20 |
US20180286777A1 (en) | 2018-10-04 |
US10347557B2 (en) | 2019-07-09 |
EP3370254A4 (en) | 2019-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11145587B2 (en) | Electronic component mounting substrate, electronic device, and electronic module | |
JP6194104B2 (ja) | 配線基板、電子装置および電子モジュール | |
JP6767204B2 (ja) | 電子部品搭載用基板、電子装置および電子モジュール | |
JP6698826B2 (ja) | 電子部品搭載用基板、電子装置および電子モジュール | |
JP6473829B2 (ja) | 配線基板、電子装置および電子モジュール | |
JP6431191B2 (ja) | 配線基板、電子装置および電子モジュール | |
JP2017152433A (ja) | 電子部品搭載用基板、電子装置および電子モジュール | |
JP2023071984A (ja) | 配線基板、電子装置および電子モジュール | |
JP6698301B2 (ja) | 配線基板、電子装置および電子モジュール | |
JP6780996B2 (ja) | 配線基板、電子装置および電子モジュール | |
WO2018155434A1 (ja) | 配線基板、電子装置および電子モジュール | |
JP6737646B2 (ja) | 配線基板、電子装置および電子モジュール | |
US10937707B2 (en) | Wiring substrate, electronic device, and electronic module | |
US20210066180A1 (en) | Electronic component mounting substrate, electronic device, and electronic module | |
WO2016152905A1 (ja) | 配線基板、電子装置および電子モジュール | |
JP6595308B2 (ja) | 電子部品搭載用基板、電子装置および電子モジュール | |
JP6633381B2 (ja) | 電子部品搭載用基板、電子装置および電子モジュール | |
JP2005244149A (ja) | 配線基板 | |
JP2018014454A (ja) | 配線基板、電子装置および電子モジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180313 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180906 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181101 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20181227 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190128 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6473829 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |