JPS6491276A - Device for supporting circuit design - Google Patents
Device for supporting circuit designInfo
- Publication number
- JPS6491276A JPS6491276A JP62247535A JP24753587A JPS6491276A JP S6491276 A JPS6491276 A JP S6491276A JP 62247535 A JP62247535 A JP 62247535A JP 24753587 A JP24753587 A JP 24753587A JP S6491276 A JPS6491276 A JP S6491276A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- gates
- inputs
- circuit design
- ews
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To learn the total number of gates in a circuit design graphic at any time by adding subtracting the number of the gates in correspondence to the addition or deletion of a circuit in a prescribed unit and storing the result in the generation stage of the circuit design graphic. CONSTITUTION:For newly generating the graphic, for drawing 'the AND circuit of two inputs', for example, '+' and Wright control signals are transmitted from an EWS engine 6 to a counter 8, and address data corresponding to the 'AND circuit of the two inputs' is transmitted from the EWS engine 6 to a gate number registration memory 7. Thus, data for the number of the gates corresponding to the address, namely, the 'AND circuit of the two inputs' are read, in the gate number registration memory 7, and are read into the counter 8 through a data bus 10, whereby they are added to the number of the gates till then. At the time of deletion, '-' and Wright signals are outputted and a similar addition subtraction processing is executed so forth.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62247535A JPS6491276A (en) | 1987-09-30 | 1987-09-30 | Device for supporting circuit design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62247535A JPS6491276A (en) | 1987-09-30 | 1987-09-30 | Device for supporting circuit design |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6491276A true JPS6491276A (en) | 1989-04-10 |
Family
ID=17164941
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62247535A Pending JPS6491276A (en) | 1987-09-30 | 1987-09-30 | Device for supporting circuit design |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6491276A (en) |
-
1987
- 1987-09-30 JP JP62247535A patent/JPS6491276A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6491276A (en) | Device for supporting circuit design | |
| ES8105493A1 (en) | Digital display exerciser. | |
| JPS5617449A (en) | Transit address confirmation system | |
| JPS5718071A (en) | Address conversion controlling system | |
| JPS57103547A (en) | Bit word access circuit | |
| JPS57196334A (en) | Memory interface | |
| JPS57111669A (en) | Output system for conjugation form of word | |
| JPS5563442A (en) | Address set control system | |
| JPS55105719A (en) | Buffer device | |
| JPS57135496A (en) | P-rom compensating circuit | |
| JPS5750308A (en) | Time base correcting device | |
| JPS5469921A (en) | Processing test system for memory fault | |
| JPS5637892A (en) | Memory unit | |
| JPS5556262A (en) | Operation hysteresis retention system | |
| JPS573152A (en) | Information processing device | |
| EP0229253A3 (en) | Data processor with virtual memory management | |
| JPS56137572A (en) | Data processor | |
| JPS56168267A (en) | Logical device | |
| SU482738A1 (en) | Arithmetic unit | |
| JPS5785145A (en) | Address detection system | |
| JPS5487023A (en) | Address setting method for memory unit | |
| JPS5727342A (en) | Error checking system for error detecting correcting circuit | |
| JPS6424533A (en) | Circ encoder | |
| JPS56123054A (en) | Access method for picture memory | |
| JPS57132229A (en) | Direct memory access controller |